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SECTION I
SUMMARY
This report contains three main sections which describe a general tech-
nology assessment and manufacturing cost analysis; a near-term (1982) factory
design; and the results of an experimental production study for the large-
.	 i
scale production of flat-panel silicon solar-cell arrays.
Section II describes the results of an extensive study and detailed
analysis of technologies which could be related to array module manufacturing.
From this study, several manufacturing sequences emerge as candidates for
satisfying the ERbA/JPL cost goal of $0.50/W selling price in 1986.
	 We have
found a minimum manufacturing cost in a highly automated line of $0.30/W
assuming the silicon is free.
	 The panels are of a double-glass construction
and are based on round wafers.	 Screen-printed silver has been used as the
metallization with a spray--coated antireflection (AR) layer.
	 The least
expensive junction--formation technology appears to be ion implantation; how- J
ever, several other technologies also may be used with very little cost
penalty as described in this report.
Based on the required investment, a profit of $0.05W appears reasonable.
If silicon wafers are available at a price of $20 to 40/M 2 , a selling price
for these array modules of $0.50 to 0.66/W is projected.
An analysis of the impact of factory size in the 1986 time frame has been <j
made.	 For a production level of 500 MW/yr, the price above is derived.
	 For
comparison, a factory processing 50 MW/yr using the same technology would sell
modules for $0.54/W to $0.70/W. 	 An analysis of the impact of wafer size
indicates that with traditional metallization and panel designs there is no
advantage in increasing wafer size from 3 in. to 5 in., and, in fact, there is
some penalty (10% in $/W) due to increased metallization costs and reduced
system performance.
::here is a premium placed on high efficiency due to its impact, not only
on array module cost, but on system cost.
	
For the near-term goals of this
program, wafers cut from single-crystal material seem "he most likely sheet
configuration.
1
In Section III, an interim 1982 factory is described for the large-scale
production of silicon solar-cell array modules. The boundary conditions for
this design are the use of Czochralski silicon crystals and $25/kg polycrystal-
line silicon. The objective is a large-scale production facility to meet an
intermediate ERDA cost goal of $2.00/W in 1982.
Our approach was to first consider a panel design .which could be expected
to have a 20-year life and would also meet the JPL specification on mechan-
ical, electrical, and environmental stability. Attention was then directed to
a cost analysis of the production of the elements comprising this panel.
Since it was expected that wafer production would comprise a major fraction of
the cost, several cost reduction schemes were considered for the Czochralski
pulling and sawing of the wafers. A solar-cell processing sequence was
selected on the basis of our previous cost studies and the projected avail-
ability of production equipment by 1982. These criteria resulted in the
selection of POCL 3 gaseous diffusion for junction formation, thick-film Ag
screen-printed metallization., spray--on AR coating, and solder reflow intercon-
nect technology.
The economic study was made by computer analysis of the cost elements of
these process sequences at production levels ranging from 3 to 100 MW/yr.
With the results of this study, a 30-MW/yr factory was designed, and a pre-
liminary floor plan layout is given. We have projected a manufacturing cost
of $2.01/W and, including factory overhead and profit, a selling price of
$2.41/W.
Section IV describes a 6-month experimental production_ study of the
elements of low-cost solar-cell manufacturing sequences and is an outgrowth
of our cost and manufacturing studies. This program consisted of three part's:
an experimental production line study of the major variables associated with
the fabrication of 3-in.-diameter silicon solar cells; a study of thick-film
screen--printed silver metallization; and panel design and assembly development.
The experimental production studies were conducted at RCA's Solid State
Division under simulated factory conditions. No automation or advanced
handling techniques were used; manual handling by hourly workers with the
supervision of one foreman and one engineer was used throughout this produc-
tion study. Approximately 500 3-in.-diameter solar cells were fabricated
2
using the three junction-formation technologies of POU 3 gaseous diffusion,
spin—on source and diffusion, and ion implantation. The problems encountered,
some production yield statistics, and summaries of the performance character-
istics of the solar cells made by each junction technique are described.
In the screen--printed metallization studies, commercial inks were
evaluated for their impurity content and experiments were conducted to
determine their suitability for contacting solar-cell surfaces. A suitable
ink was identified and some of the printing and firing variables were
determined.
A panel design consisting of a double-glass laminate which is expected
to meet JPL specifications on mechanical, electrical, and environmental
stability was completed. Preliminary studies of the lamination technology
were conducted on small (6 by 6 in.) panels and on two full--size (4 by 4 ft)
panels.
3
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SECTION 11
GENERAL TECHNOLOGY AND CO5T ANALYSTS OF
LARGE SCALE MANUFACTURING SEQUENCES - 1986 PRICE GOAL
A. INTRODUCTION
The purpose of this study was to assess manufacturing process sequences
for silicon solar array modules which could be sold for $0.50/peak W in 1986
assuming a yearly sales volume of 500 MW. The study has identified such
process sequences. All of the relevant technologies which exist in the semi-
conductor manufacturing art have been, analyzed in detail. The basic philosophy
of this study was to identify those manufacturing processes which had the small-
est cost of consumed materials and expense items (defined later) based on this
comprehensive analysis. It was assumed that the automation of these low mate-
rial cost processes would result in the lowest cost array module. This philos-
ophy has not changed.
There have been three levels of cost estimation applied to this task.
Estimates of the present day costs for each of the potentially relevant
processes were made as described above. For the class of processes which-
seemed the most attractive from.a manufacturing cost point of view, the near
term (approximately 5 years for full.implementation) costs were developed.
Finally, for the most cost-effective sequences, the manufacturing costs in a
heavily automated facility were projected. A summary of this work.is presented
in Fig. 1.
In this report, the most cost-effective manufacturing sequence.and.panel
design are described in detail. Variations on this sequence are also costed
out.
In subsection D we discuss the effect of wafer size on manufacturing cost.
In most of the cost analysis in this report, 3--in. wafers were used as the
sheet material. Factory level overhead costs are developed in subsection E.
B. ARRAY MODULE MANUFACTURING COST
The lowest cost manufacturing process sequence which we have..!identif ied is
shown in Fig. 2. As can be seen in the figure, the cost for this sequence is
$0.264/peak W with 58% of the cost associated with material and expense items.
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3 99.0% CLEANING ERI$7TNG D.O 0 .9I2 0 . 005 0.0 1 0.002 0.0 '34 0.015
4 99.0% WAFER SCRUBBER EXISTING 0.0 0.025 0.004 0*005 0.001 0.002 0.037 0.0149 1J .UX HEMONIC CLEANING
_	 _
ERISTINn- 0.007 O.QU6 0.001 Q.M 0.032 0.012
6 95.0% TEXTURIZIRG:HYDRAZINE EXISTING 0.0 0.043 0.059 0.026 0.001 0.002 O.i3J! O.OIG
^.OX- -rZ
_
TnTURM .	 Y	 %	
_
ERIST]NG 0.0 0.043 0.002 6 . 029 0.001 U-002 0.0750.0166 95.69 SPIN-ON SOURCE EXISTING 0.007 0.026 0.000 0.011 0.001 0.001 0.046 0.006
a^SPIN=
_	 __
:1	 LL MEAR FUTURE 0.007 0.010 b.-W d;dds 0.002 O.GO2 0.92, -`b.0^
10 95.02 SPIN-ON SOURCE:2 SIDES NEAR FUTURE 0.013 0,929 0.001 0.012 0.004 0.006 0.065 0.044
11 -0 -ON SOURCEI-2 S7MMTFz :;ErnME ST P NEXR FUTURE 0-.On _6: 0758' -^. - 0.0 0 . 010 O,IOC 0:072
12. 99.0% SPRAY-ON SOURCE R BAKE EXISTING 0.0 0.022 0.005 0.032 0.001 0.001 0.0-2 0.010
13 'TIT.6x -SrpSCREEN PR]^T^ 51-L"E8 " - NEAR FUTURE V.013 0.008 0.noti 0.007 O.OD3 0.004 1.042 0.031
14 99.0% SCRL-N PRINT SOURCE:2 SIDES FUTURE 0.013 0.005 0.007 0.005 0.004 0.006 O.fi40 0.045
-'Tti-X19 - . 0% 200 DEG. C. -$RAC--`------	 - EXISTING 0.0 0.019 0.000 0 .005 - 0:0055.000 '-:d24 G.DOC
-	 16 99.0% 200 OEGPFE
	
C. OVEN P AKE-2 EXISTING 0.0 0.019 0.000 _0.005 0.000 0.000 0.024 0.000
"`^1`SS.av_-D
_
a	 `- NEA R FUTURE 0.0 0.069 6.IfW , is 0.0 51 .00.ED. G1b 0.01-
18 95." 14 DIFFUSION'36" VIDE BELT NEAR FUTURE 0.0 0.006 O.A02 0000 0.001 0.003 0.015 0.01295.GX DIFFUSION	 - FUTURE 0.0 0.003 0.002 O.DO1 - 0'.-0- ]R. 0.00 0.010
20 99.U % POCL3 DEPCSITION AND DIFFUSION EXISTING 0.0 0.016 0.028 0.020 0.003 0.004. 0 . 072 0.03121 9`1.0% POCL3 DEPCSTTYDTV-7+ Z7"1r'F'U$ION FUTURE 0.0 '0.003 0.028 0.001 0. 661 U.Dbi 0:053 0.006
22 99.0% DOPED OXIDE DEPOSTTION:P TYP_ EXISTING 1.0 0.P28 0.04P 0.019 0.005 0-008 0.100 0.0574 DOPE.? C EYIST-TNG 0.0 0.028 (1 .64-0(
_ 
F;n_1J
24 96.0% DOPED OXIDE DEPOSITION:2 SIDES EXISTING 0.0 0.0°- 0.:91 0.039 0.011 0.017 0.205 0.120
___n 85.C% CLOSE SPACE IFTrATT '--` NEAR FUTURE 0.0 O.;6B 0.258 4.620 0.02& . _0 6 ki2 - '6;4T5-
26 99.0% ION IMPL0 TATION-FRONT EXISTING O.0 O.C45 0.024 0.042 0.033 0.053 0.197 0.370
-57 99.0% ION IMPLANTATrDV-tfCW -•- E%TSTING 4.0 0.045 0.024 0.042 Cf."T x.053 -0TSE-"^.37^-
28 96.0% ION IMPLANTATION12 SIDES NEAR FUTURE 0.0 O-DID 0.011 0.009 0.013 0.021 0.066 0.150dX ION IMP171 FUTURE 0.0 0.004 0.00", 'D.OU
-	 30 99.D% POST DIFFUSION INSPECTION EXISTING 0.0 0.015 0.000 0.005 0.OU3 0.005 0.028 0.033
- '31' 99 . 0% POST DIFFUSICR-rNS`PrCTTDN - NEAR FUTURE 0.0 0.004 0.000 0003 0:710 --0.0D5-
 O.OI!j""x:033 -
32 99.0% P OST DIFFUSION INSPECTION:ICX FUTURE 0.D 0.001 0.000 0.001 0.001 0.001 0.003 0.006
- 33" 99.0% FRONT SI^E RESTST-Mrn-MATT EXISTING rs.0 0.604 0.071 0.014 'T D02 x:003
34 99.0% RESIST REMOYAL EXISTING 0.0 0.005 0.009 0.005 0.001 0.001 0.021 0.007
`35 "9 .1 2 -GLASS REM EXISTING N.0 0.007 0.0071 CT: [M
36 99.0% GLASS REMOVAL NEAR FUTURE 0.0 0.002 0.001 0.001 0.000 0.001 O.OD5 0.005
PIM CTCH -	 	 "--- EXISTING 9.0 0.012 0.034 0.1113 8.M -0.003
38 95.0% EDGE POLISH (.EAR FUTURE 0.0 0.002 0.004 0.001 0.000 0.001 0.008 0.005
"3'Ti60 .0X VACUUM FVAP117A7TUW_FETAL_LT[ATION EXISTING 0.0 0.173 0.011 0 .076 ---
40 98.09 TI/AG METALLIZATION- FRONT EXISTING 0.019 0.177 0.021 0.072 0.029 0.039 0.30.2 0.271
71,'A &. F12riiU^"- ' EXISTING 0.022 0:177 0. 611`0: 9/2 O.D24 0.
42 94.0% AL 4 ETALLI7ATION-FRONT EXISTING 0.004 0.177 0.011 0.072 O.V21 0.033 0.318 0.232
GX AL HETALL77ATr"r-SACK-- "-- EXISTT!IG 0.004 0.177 0.011 0.073`- 0.31a 0.232
44 98.0% MAGNETRON SPUTTERING
	 TI/AG:FRONT EXISTING 0.019 0.037 0.009 0.013 0.018 0.028 0.I23 0.195
4' X15.0% HAGH£TRCN SPVTTrRTWr_ - MAD:BACK EXISTING 9.022 0.037 0.009 0 .013 ;MIJ - .IMB-- T-.T2
	 '--6:ITj5--
46 9R.0% MAGNETRON SPUTTERING AL:FRONT EXISTING 0.907 0.037 0.009 0.013 0.020 0.031 0.116 0.217% RAGNETTt7
	 NPCT7EkTK3 -n-;BA-CK EXISTING x.007 "9.137 0.009- V 	 i O-D51 D.116 0.211
48 170.0% SCREEN PRINT WAFER REWORK NEAR FUTURE 0.0 0.001 0.000 0.001 0.006 0.000 0.002 0.001
49 106.0% SCRE., 'ERjNT WAFER REWORK FUTURE 0.0 0.001 G.DDD 0.001 O.CGO 0.000 0.002 0.001
50 98.0% THICK	 .-. KETAL-BACK:AUTO NEAR FUTURE 0.026 0.004 O.GO5 0.006 0.003 0.005 0.049 0.035
51 99.0% TH1':K	 OAG METAL-BACK:AUT FUTURE O.D26 0.002 0.005 0.003 0.004 0.007 0.0 4 7 0.048
52 96.0% Tt'ICK	 AG METAL-FRONT:AUTO NEAR FUTURE 0.027 0.010 . 0.012 0.013 0.00fy 0.0;0 0.078 0.069
53 99.0% THICK AG PETAL-FRONT:AUTO F(fTar _ 0.026 0.006 0.912 0.006 0.008 0.012 0.070 D.087
54 98.0% THICK_AL/AG METAL-BACK:AUTO
	
_ NEAR FUTURE O.D15 0.008 0.010 0.009 0.004 0.007 0.053 0.050
55 98.69 - YHICS AL METAL-BACK:AUTO NEAR FUTURE 0.011 0.009 0.0050 OGS D+003 0.005 0.034 0.035
56 98.09 TH_;CK AL METAL-FRONT:AUTO
	
^
NEAR FUTURE 0.012 0.010 . 0.012 0.013 0.006 0.010 0.063 0.0699
57 95.0%
_
AR C747ING:SPIN-ON EXISTING 0.021 0.049 0.001 0.618 0.001 0.001 0.091 0.008
58 95.0% AR COATING:SPIN-ON NEAR FUTURE _ 0.021 0.019 0.001 0.007 0.002 0.004 0.053 0.025
59 99.0`. AR COATINb:SPIN-ON FUTURE _ 0.020 0.016 0.001 0.004 0.003 0.005 0.042 0.034
60 99.09 AR COATING:SPRAY-Ofr	 _	 _ NEAR FUTURE 0.002 0.004 0.000 0.001 G.00' 0.001 0.009 0.008
61 99.0% AR COA7TN6:E'.APORATE EXISTING 0.010 0.070 0.606 0.035 0.01' 0.018 G.150 0.128
-	 62 80.0% TEST EXISTING 11.0 0.022 6.000 . 0.007 0.805 0.008 0.042 0.056
63 80 .OX
_	 _
TEST NEAR FUTURE 0.0 0.005 0.000 0045 0.005 0.008 0.023 0.056
64 90.0% TEST FUTURE 0.0 0.004 0.000 0.002 0.004 0.007 0.017 0.049
65 9E.0% ARRAY F A6.:RS:ACRYLIC PANELfCB
_
EXISTING 0.359
-0.19B 0.066 06048 0.010 D.016 0.657 0.109
66 96.0% ARRAY, FA6.:RS:GLASS SUPERSTRATE EXISTING 0.157 O.ISR 0.0d D.048 0.010 0.016 0.450 0.109
6 7 96.0% ARRAY FAE.:G11:ACRYLIC PANELYCB EXISTING P.382 0.125 0.000 0.045 0.009 0.014 0.575 0.096
-	 68 56.09 ARRAY FA6.000LASS SUPERSTRATE EXISTING 0.152 0.125 0.009_ 0.045 0.009 0.014 0.353 D.096
69 96.0% ARRAY FAE.:ULS:ACRYLIC PANFL,CP EXISTING n-376 0.125 0.000 6.045 0.010 0.015 0.574 0.107
70 96.0% ARRAY FA6.:ULS:GLASS SUPERSTRATE EXISTING 0.156 0.125 O.00G 0-045 0.010 0.015 0.352 0.107
71 99.OX N ERCO NEC :R	 OW SOLDER NEAR FUTURE T. 0.008 0.0 00 0.002 D.002 D.004 0.019 0.025
72 98.0% INTERCOf*,ECT:GAP MELDING FUTURE__NEAR O.CD3 0.000_ 0.003 0.002 0.002 0.00 ,5 0.022_ 0.025
73 98.0% INTERCONNECT:ULTRASONIC jYEAFi FUTURE - 6,003 0.613 0.000 0.003 0.002 0,004 0.02 .` 0.025
74 100.0% DOUBLE GLASS PANEL ASSEMBLY NEAR FUTURE 0_.103. 0.003 0.003 0.001 0.002 G.003 0.114 0.018
75 100.0%GLASS SUPERSTRATE PANEL ASSEMBLY NEA	 VUTUBE 6.150 6.603 0.000 0.091 0.002 0.003 6.159 0.018
76 100.0% RIBBON	 IN TUBES PANEL ASSEMBLY NEAR _FUTURE 0.140 0.003 0.000 0.001 0.002 0.003 0.148 0.018
-	 77 300.OX ARRAY HOCULE PACKAGING EXISTING 0.010 0,003 0.0 D•000 0.600 0.000 0 0 014 0001
Figure 1. Cost analysis summary.
5
kINN IMPLANTATION (C)
ASSUMPTIONS: 0.717 WATTS PER SOLAR CELL AND $0.0 FOR 7.8 CM (3") DIAMETER WAFER
STEP YIELD PROCESS MAT'L. EXP. LABOR INT.+ TOTALS INVEST
M +O.H. DEPR.
1 99.0 SYSTEM "Z" WAFER CLEANING ( B) 0.0 0.001 0 . 001 0.000 0.003 0.002
2 99.0 ION IMPLANTATION:2 SIDES (C) 0.0 0.005 0.004 0.020 0.029 0.084
3 99.0 DIFFUSION ( C) 0.0 0.002 0.004 0 . 003 0 .009 O.u;^'
4 99.0 POST DIFFUSION INSPECTION 10% (C) 0.0 0.000 0.000 0.000 0.001 0.003
5 99.0 THICK AG METAL-BACK:AUTO (C) 0.021 0.004 0.004 0.008 0.041 0.'137
6 99.0 THICK AG METAL-FRONT:AUTO (C) 0.021 0.009 0.010 0.016 0.060 0.069
7 90.0 TEST (C) 0.0 0.000 0.004 0.008 0.012 0.035
8 99.0 AR COATINGS:SPRAY-ON (C) -0.002 0.002 0.005 0.002 0.011 0.008
9 98.0 INTERCONNECT:GAP WELDING (8) 0.002 0.002 0.008 0.005 0.016 0.019
10 100.0 DOUBLE GLASS PANEL ASSEMBLY (B) 0.072 0.002 0.003 0.003 0.080 0.014
11 100.0 ARRAY MODULE PACKAGING (A) 0.007 0.0 0.001 0.000 0.009 0.000
82.2 TOTALS 0.124 0.027 0.046 0.066 0.264 0.282
% 47.22 10.35 17.12 25.31
Figure 2. Ion implantation cost analysis.
This process sequence is identified as Ion Implantation.(C) where the (C) de-
notes a heavily automated extrapolation of a near-future version, Ion Implanta-
tion (B), which will be. evaluated later.
In the three class (C) cases which will be described,.all of the machinery
is fully automated and only the interfaces between each step_invalve people.
The sheets, in this case-3-in. wafers, are transported between each step in 500-
wafer cassettes. As will be shown below,.additional people are involved in
maintenance, support, and administrative functions.
As can be seen in Fig. 3, the factory on which these cost estimates are
based produces 50 Wyear and operates 345 days/year. At this level of pro-
duction, there is only a slight projectable advantage in increasing the factory
size (subsection 1;). Ten such factories will produce 500 MW/year.
For understanding Fig. 2, Fig. 4 is a listing of all the material and ex-
pense items which have appeared during the entire analysis. As-a rule, those
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FRINGE BENEFITS GP# EFFICIENCY
35.0% 0 85.0%
35.OX 0 85. D%
35.0% 0 85.0%
35.D% 0 85.0%
35.0% 0 160.0%
35.0% 0 100.0%
35.0% 0 10000%
35.0% 0 10000%
35.0% 0 100.0%
35.0% 0 100.0%
35.0% 0 100.0%
Pr I
GENERAL INPUTS	 01/20/77 16:15:43 PAGE 2
# YEARS OF STUDY: I
	
RUN TYPE:PRO-FORMA	 BASE YEAR OF RUN:	 1
ANNUA[ PRODUCTION _I N WATTS: 5.00000E+07 PRODUCTION GROWTH PROFILE #: 0
2ND SHIFT PREMIUM:10.00%	 3RD SHIFT PREMIUM:10.04X
# WORKING DAYS/YR:345 # HOURS/SHIFT:12.00 # SHIFTS/DAY: 2
BOOK DEPRECIATION METI+OD:SL	 TAX DEPRECIATION METHOD:SYD
FACTORY CONSTRUCTION COSTIS/FT**2: O.0 FACTORY DEPRECIATION LIFE-BOOK: 20 TAX: 20
	 INVESTMENT TAX CREDIT:YES
LAND COST931FT**2 OF FACTORY: 0.0 (NOT A DEPRECIABLE INVESTMENT) 	 FACTORY EXCES^ SPACE-IST YR: 0.0%
INVESTMENT TAX CREDIT RATE: 10000% INTEREST RATE ON DEBT: 	 9.00% INTEREST RATE GROWTH PROFILE #: 0
DEBT RAT IO -I NITIAL YEAR: 100.00%
PURCHASED SILICON COST:	 0. S/SHEET. SILICON COST GROWTH PROFILE #: 0
N SOLAR CELLS/SHEET:	 i	 # SOLAR CELLS/ARRAY MODULE: 224 	 AREA OF ARRAY MODULE:13564.00M**2
WATTS PER SOLAR CELLCOEFAULT): 0.50 	 WATTS PER SOLAR CELL GROWTH PROFILE W: 0
WT. OF SHEET:	 3.960 GRAMS. AREA OF SHEET:	 47.B000M**2 FORM:3" WAFER.
DfF_If1_IfION_0F SHEET:7.8 GM (3°) DIAMETER WAFER
GENERAL INPUTS:LABOR TYPE DEFIWITInNS
LABOR NAME LABOR TYPE WADE RATE GP#
HOURLY OPERATOR DIRECT 5.0OS/HR 0
REWORK OPERATOR DIRECT 5.00S/HR O
HOTfTtLY 7RS^EZfi^R4J51R^-T 	 --------- 5.a05/MR 0
MACH. ATTENDANT INDIRECT 5.605/HR D
FOREMAN INDIRECT 7.655/HR 0
£NGR. SUPP+_'?! INDIRECT 11.755/HR. 0
TECHNIC104 INDIRECT 7.15S/HR D
CLERICAL INDIRECT 5*10S/HR 0
MWLTfT Go-ffTR7iY L _ - T0lRRC-f_-_- - 5.60UHR D
MAINTENANCE INDIRECT 5.105/HR 0
HANDLER INDIRECT 5.105/HR 0
Figure 3. Factory production analysis.
GENERAL INPUTS:EXPENSE TYPE DEFINITIONS 01/20/77 16:15:43 PAGE
	 6
EXPENSE NAME RESTRICTION TYPE COST GPR SALVAGE SALVAGE VALUE GP"
AG-PLATED CU WIRE NONE MATERIAL SPECIFIED IN S D O.O% S 0.0 0
AL CHANNEL	 _	 _ NONE MATERIAL SPECIFIED IN $ 0 0.0% S 0.0 0
ALUMINUM NONE MATERIAL SPECIFIED IN $ 0 0.0% S 0.0 0
ALUMINUM RIBBON NONE MATERIAL SPECIFIED IN S 0 000% S 0.0 0
AL FOIL SUBSTRATE NONE MATERIAL SPECIFIED IN $ 0 O.B% S 000 0
BOX FOR MODULE NONE MATERIAL SPECIFIED IN S 0 000% $ D.0 0
CELL ADHESIVE NONE MATERIAL SPECIFIED IN S 0 0.0% $ 0.0 0
CONFORMAL COAT+3 MIL METAL NONE MATERIAL SPECIFIED IN $ 0 0.0% $ 0.0 0
EDGE SEAL NONE MATERIAL SPECIFIED IN S 0 0.0% S 0.0 0
END CAPS NONE MATERIAL SPECIFIED IN S 0 0.0% $ 0.4 p
EPDXY SPACER NONE MATERIAL SPECIFIED IN S 0 0.0% S 0.0 0
EXTENDED HEAT SINK NONE MATERIAL SPECIFIED IN S 0 0.0% S D.0 0
FINAL ASSEMBLY MATERIAL NONE MATERIAL SPECIFIED IN $ 0 0.0% S 0.0 0
GLASS TUBING NONE MATERIAL SPECIFIED IN S 0 0.0% $ 0.0 0
INDEX MATCHING MATERIAL NONE MATERIAL SPECIFIED IN S 0 0.0% S 0.0 0
IN-HOUSE SPIN-ON AR COATING NONE MATERIAL I.0ODODE-02$/CM**3 D D.0% 0.B	 $/CH**3 0
IN-HOUSE PASTE SOURCE NONE MATERIAL 4.0000DE-03S/CM**3 0 D.B% 0.0	 $/CM**3 0
IN-HOUSE SPIN-ON SOURCE NONE MATERIAL 4.ODODOE-03$/CM**3 0 0.0% 0.0	 S/CH**3 0
INK AG-FPONT FINE GRID NONE MATERIAL SPECIFIED IN $ 0 0.0% S 0.0 0
INK AG-FRONT FINE GRID LOST NONE MATERIAL SPECIFIED IN S 0 0.0% $ 0.0 0
INK AG-FRONT BUS BAR NONE MATERIAL SPECIFIED IN $ 0 000% $ 0.0 0
INK AG-FRONT BUS BAR LOST NONE MATERIAL SPECIFIED IN $ 0 0.0% $ 0.0 O
INK AG-BACK GRID NONE MATERIAL SPECIFIED IN S 0 0.0% S 0.0 0
INK AG-BACK GRID LOST NONE MATERIAL SPECIFIED IN S 0 0.0% S 0.0 0
INK AG-BACK PAD NONE MATERIAL SPECIFIED IN $ 0 0.09 S 0.0 0
INK AG-BACK PAD LOST NONE MATERIAL SPECIFIED IN S D 0.0% S 0.0 0
INK AL-FRONT FINE GRID NONE MATERIAL SPECIFIED IN $ O D.O% S 4.D 0
INK AL-FRONT FINE GRID LOST NONE MATERIAL SPECIFIED IN S 0 D.0% S D.D D
00	 INK AL-FRONT BUS BAR NONE MATERIAL SPECIFIED IN $ 0 D.D% S 0.0 0
INK AL-FRONT BUS BAR LOST NONE MATERIAL SPECIFIED IN S It 0.0% S 0.0 0
INK AL-BACK GRID NONE MATERIAL SPECIFIED IN S 0 0.0% $ 0.0 0
INK AL-BACK GRID LOST NONE MATERIAL SPECIFIED IN S 0 0.0% $ 0.0 0
INTERCONNECT MATERIAL NONE MATERIAL SPECIFIED IN $ D 0.0% $ 0.0 0
INTERCONNECT METAL NONE MATERIAL SPECIFIED IN $ O 0.0% $ 0.0 0
PANEL ASSEMBLY MATERIAL NONE MATERIAL SPECIFIED IN $ 0 0.0% $ 000 0
PANEL CONNECTOR NONE MATERIAL SPECIFIED IN $ 0 0.0% S 0.0 0
SILVER NONE MATERIAL SPECIFIED IN S 0 B.B% $ 0.0 0
SUBSTRATE NONE MATERIAL SPECIFIED IN $ 0 0.0% $ 0.0 0
TANTALUM PENTOXIDE NONE MATERIAL SPECIFIED IN $ 0 0.0X S 0.0 0
TITANIUM NONE MATERIAL SPECIFIED IN S 0 0.0% S p .0 0
WINDOW NONE MATERIAL SPECIFIED IN S 0 D.OX $ DOB 0
ACETIC ACID NONE DIRECT EXP. 1.7226DE-03S/GM. D
AMMONIA GAS NONE DIRECT EXP. 5.50000E-D6$ /CH**3 0
AMMONIUM HYDROXIDE NON£ DIRECT EXP. 8.40000E-04S/CM*-3 D
ROATS,LINERS g ETC. NONE DIRECT EXP. SPECIFIED IN S 0
DEVELOPER NONE DIRECT EXP. SPECIFIED IN S 0
DETERGENT NONE DIRECT EXP. 0.0	 $/GM. 0
DE-IONIZED WATER NONE DIRECT EXP. 1.06000E-D6$ /C14**3 0
DIAMOND BLADES IETC. NONE DIRECT EXP. SPECIFIED IN $ 0
DIBORANE 5% IN HYDROGEN NONE DIRECT EXP. 2.82700£- O5S/CM**3 0
ELECTRICITY NONE DIRECT EXP. 3.00080E-025/EtWH 0
ELECTRODES NONE DIRECT EXP. SPECIFIED IN S 0
FILAMENTS/INSULATORS NONE DIRECT EXP. SPECIFIED IN S 0
FILTERS NONE DIRECT EXP. SPECIFIED IN S 0
Figure 4. Material and expense definition.
.-.. 
GENERAL INPUTS:EXPENSE TYPE DEFINITIONS
EXPENSE NAME RESTRICTION TYPE COST GP#
HYDRAZINE NONE DIRECT EXP. 1.23000E-0IS/GH. 0
HYDROCHLORIC ACID NONE DIRECT EXP. 8.36000E—D4S/GH. 0
HYDROFLUORIC ACID NONE DIRECT EXP. 1.23000E-03S/CM*x3 0
HYDROGEN NONE DIRECT EXP. 2.G5000E-075/CM**3 0
HYDROGEN CHLORIDE NONE DIRECT EXP. 6.60000E-035/CH**3 0
HYDROGEN PEROXIDE NONE DIRECT EXP. 1.14000E-035/CM**3 0
ION SOURCE GAS NONE DIRECT EXP. SPECIFIED IN $ 0
LIME NONE DIRECT EXP. 4.65000E—OSS/GM. 0
LIQUID NITROGEN NONE DIRECT EXP. 7.50000E-055/CK:*3 0
E	 NITRIC ACID NONE DIRECT EXP- 1.03400E-03S/GM. 0
NITROCELLULOSE LACQUER NONE DIRECT EXP. 1.5D000E-03S/CM**3 0
NITROGEN NONE DIRECT EXP. 4.77000E-08S/CM**3 0
NITROGEN AMBIENT NONE DIRECT EXP. 4.7700DE-085/CM**3 R
NITROGEN CURTAINS NONE DIRECT EXP. 4.77000E-085/CM**3 0
O-RINGS & FILTERS NONE DIRECT EXP. SPECIFIED IN $ 0
OUTSIDE ENGR. SERVICES NONE DIRECT EXP. SPECIFIED IN $ 0
OXYGEN NONE DIRECT EXP. 3,.84000E-07$/CM**3 0
PHOSPHINE 5X IN HYDROGEN NONE DIRECT EXP. 2.8800GE-05S/CM**3 O
i	 PHOSPHORUS OXYCHLORIDE NONE DIRECT EXP. 2.04000E-02S/GM. 0
PHOTORESIST NONE DIRECT EXP. SPECIFIED IN E 0
j	 QUARTZ NONE DIRECT EXP. SPECIFIED IN S 0
I	 SCREENS NONE DIRECT EXP. SPECIFIED IN $ 0
SILANE 100% NONE DIRECT EXP. 4.04000E—D15/GM. 0
SILICON TETRACHLORIDE NONE DIRECT EXP. 5.72000E-03S/GM. 0
SODIUM HYDROXIDE NONE DIRECT EXP. 3.77000E— O5S/GM. 0
SOLVENT NONE DIRECT EXP. SPECIFIED IN $ 0
SOLVENT —INK NOFiE DIRECT EXP. 5.27700E— D4S/CM**3 0
SOLVENT-PASTE NONE DIRECT EXP. 5.27700E-04S/CM**3 0
SPRAY-ON SOURCE NONE DIRECT EXP. SPECIFIEDIN $ 0
SQUEEGEES NONE DIRECT EXP. SPECIFIED IN S 0
SULFURIC ACID NONE DIRECT EXP. 6.82000E-04S/GM. 0
THERMOCOUPLEsETC. NONE DIRECT EXP. SPECIFIED IN S 0
SUSCEPTORS NUNE DIRECT EXP. SPECIFIED IN $ 0
TRANSDUCERS & TUBES NONE DIRECT EXP. SPECIFIED IN S 0
TRICHLOROSILANE NONE DIRECT EXP. 1.48000E-03S/GM. 0
HATER—COOLING NONE DIRECT EXP. 2.00000E-075/CH**3 0
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Figure 4. Continued.
materials which become part of the finished array module are considered
"material" and those which are used up during the process sequence are consid-
ered "expense."
Figures 5 through 10 are the remaining cost summaries for the class 8 and
class C process .sequences which are considered the most cost-effective.
Figure 11 is a comparison of the three class (C) process sequences; Ion
Implantation (C), Spin--On + POC1 3 Diffusion (C), and Screen Print 2 Sides (C).
All of the processes in these three cases are the same except for the junction-
formation technique. In Spin-On + POC1 3
 Diffusion (C), the back of the wafer
is doped with a spin--on source during a POC13 diffusion of the front junction.
In Screen Print 2 Sides (C), an appropriate source paste is screened onto each
side of the wafer and the wafer doped in a subsequent diffusion step. The pur-
pose of this figure is to emphasize that several cost-effective junction-forma-
tion processes are available. Performance penalties.which may be experienced
with the nonstandard processes such as screened-on doping sources are not
considered in this cost analysis.
It is the.purpose of this analysis to provide guidance as.to
 which tech-
nologies should be developed; it suggests ion implantation and screened-on
doping sources are.technologies worthy of further investigation.
Figure 12 is a cost comparison of these same technologies as we have
evaluated them in a near-future context. Two factors result in lower cost in
the automated line. First is a direct reduction in labor and process overhead.
Second, the overall yield has increased from 65% to 80%. A detailed evaluation
of the capital, costs shows an actual reduction (slight) in the automated case
due to substantially higher throughput for the fully automated equipment.
C. DETAILED COST ESTIMATE FOR ION IMPLANTATION (C)
Because it is the lowest cost sequence, a complete description of Ion
Implantation (C) will be given. Recall that except for the junction-formation
technology, this sequence is identical to the other two recommended class (C)
process sequences.
1. Solar Panel Design
The single largest cost compoaent.in the assembly of a solar cell panel
is the material required to .provide structural and environmental projection
10
PROCESS COST OVERVIEW-S/WATT
ASSUMPTIONS: 0.717 WATTS PER SOLAR CELL AND S 0.0	 FOR 7.8 CM (3"J DIAMETER WAFER
STEP YIELD PROCESS MAT=L. D. L. EXP. P. OH. INT. DEPR. SUBTDT SALYG. TOTALS x INVEST %1 99.03 SYSTEM "ZA
 WAFER CLEANING (8) 0.0 0.001 0.001 0.000 0.000 0.000 00003 0.0 0.003 102 00002 0082 95.0% SPIN-ON SOURCE=I SIDE (Bl 0.006 0.009 0.000 0.004 0.001 04002 0.022 0.0 0.022 7.8 0.015 7.03 9940% POCL3 DEPOSITION AND DIFFUSION (CJ 0.0 0.003 O.OZ4 0.001 0.001 0.001 0.030 0.0 0.030 10.3 0.006 2.7
'4- 95:07 EDGE POLISH (B) 0.0 0.002 0.004 0.001 DODO 0.001 0.007 0.0 0.007 2.5 0.004 2.3
5 99.0% GLASS REMOVAL (8) 0.0 0.001 0.001 0,000 0.000 0.000 0.003 0.0 3.003 1.1 0.003 1.56 99.0% POST DIFFUSION INSPECTILN:10% (C) 0.0 0.000 0.000 0.000 00000 04000 0.001 0.0 0.001 0.5 0.003 1.4
7 99.0% THICK AG METAL-FRONT:AUTO (C) 0.021 0.005 0.009 0.005 0.006 0..010 0,056 0.0 0.056 19.4 0.069 31.7
8 99.02 THICK AG METAL-^BACK:AUTD (C) 0.021 0.002 0.004 0.002 0.003 0.005 0.037 0.0 0.037 12.9 0.037 17.E9 99.0% AR COATING:SPRAY-ON (8) 00002 0.004 0.002 0.001 0.001 0.041 0.011 0.0 0.011 3.6 0.008 3.9110 90.-= TEST IC) 0.0 0.003 0.000 0.001 0.OD3 0.005 0.012 0.0 04012 442 0.035 16.1It 98.OX INTERCONNECT:GAP WELGIRG (e) 1 0.002 0.006 0.002 0.002 0.002 0.003 0.016 040 04016 506 0.019 309
12 100.0S DOUBLE GLASS PANEL ASSEMBLY 1B) 0.072 0.002 0.002 0.001 0.001 0.002 0.080 0.0 0.080 27.7 0.01+4 6.313 100.0% ARRAY MODULE PACKAGING (A) 0.007 0.001 0.0 00000 00000 0.000 0.009 0.0 0.009 3.1 0.000 0.274.2% TOTALS 0.130 0.034 0.049 0.019 0.020 0.031 0.289 0:0 06289 10000 0.218 100.0
i
% 45,1E 13.52 17.12 6.64 6.78 10.76 100.00
NOTE: (A)-EXISTING TECHNOLOGY; (31-NEAR FUTURE; (C)=FUTURE
	 ANNUAL PRODUCTION:	 50.0 MEGAWATTS.
Figure 5. Cost summary -- spin--on + POC1 3
 diffusion (C).
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COSTf ANALYSIS:CASE IV.SCREEN PRINT 2 SIDES(C) OZ/03/77 13:09:18 PAGE	 1
PROCESS CGST OVERVIEW-S/WATT
ASSUMPTIONS:	 0.717 WATTS PER SOLAR CELL AND 3 0.0	 FOR 7.8 CM (3n ) DIAMETER WAFER
STEP YIELD PROCESS HAT'L. Be L. EXP. P. OH. INT. DEPR. SUBTOT SALVG. TOTALS T INVEST %
1 99.0% SYSTEM "Z^ WAFER CLEANING (8) 0.0 0.001 0.001 0.000 0.000 0.000 0.003 0.0 0.003 102 0.002 0.7
2 99.0% SCREEN PRINT SOURCE-.2 SIDES (C) 0.011 0.004 0.006 0.004 0.404 D.006 0.035 0.0 0.0315 12.8 0.040 36.6
3 99.0X DIFFUSION (C) 000 O.OD3 0.002 0.001 0.001 0:002 0.009 0.0 0.009 3.2 0.010 4.1
4 99.0% GLASS REMOVAL (B) 0.0 0.001 0.001 0.000 0.000 0.000 4.003 0.0 0403 1.2 0.003 1.3
I	
5 99.08 POST DIFFUSION INSPECTICN:IOK (C) 0.0 0.000 0.000 0.000 0.000 0.000 0.001, 0.0 04001 0.5 0.003 102
6 99.0% THICK AG METAL-8ACK:AL'TO (C) 0.021 0.002 0.004 0.002 0.003 0.005 0.038 0.0 0.038 13.8 0.037 15*4
7 99.05 THICK AG METAL-FRONT:AUTO (C) 0021 0.005 0.009 0.005 0.006 0.010 0.056 0.0 0.056 20.5 0.069 28.6
8 99.0X AR COATLNG:SPRAY-OH (BI 00002 0.004 0.002 0.001 04001 0.001 00011 0.0 00011 3.9 0.008 3.5
9 90.02 TEST (C) 0.0 0.003 0.004 O_OOI 0.043 0.005 0.012 4.0 0.012 4.5 0.035 14.5
10 98.0% INTERCONNECT:GAP WELDING (8) 0.002 0.006 0.002 D.002 0.002 0.003 0.016 0.0 06016 509 0.019 $.1
11 100.0% DOUBLE GLASS PANEL ASSEMBLY (B) 06072 0.002 4.002 0.001 0.001 0.002 0.080 0.0 0.080 29.2 0.014 5.7
12 100.0% ARRAY MODULE PACKAGING (A) 0.007 0.001 0.0 0.000 0.000 D.000 0.009 0:0 0.009 3.3 0_ODO 0.2
81.44 TOTALS 0.135 0.033 0.029 04018 0.022 0.035 0.273 0.0 0.273 100.0 0.241 100.0
S 49.58 12.11 10.68 6.68 7.95 13.00 100.00
NOTE: IA3;EXISTING TECHNOLOGY; (8) =NEAR FUTURE; IC)-FUTURE	 ANNUAL PRODUCTION:
	 50.0 MEGAWATTS,
Figure 6.	 Cost summary - screen print Z' sides (C).
COST ANALYSIS:CASE I:ICN IPPLANTATIONO3 	 02/03/77 13:09:18 PAGE 1
PROCESS COST OVERVIEW-S/WATT
ASSUMPTICNS: 0.717 WATTS PER SOLAR CELL AND S 0.0	 FOR 7.8 CM (3") DIAMETER WAFER
STEP YIELD PROCESS HAT'L. 0. L. EXP. P. OH. INT.
1 99.0% SYSTEM "1" WAFER CLEANING (B1 0.0 0.001 0.001 0.000 0.000
2 96.OS CON IMPLANTATION:2 SIDES (81 0.0 0.010 0.010 0.809 0.013
3 98.0% DIFFUSION (B) 0.0 0.009 0.002 0.002 0.001
4 99.03 POST DIFFUSION INSPECTION (B) 0.0 0.003 0.000 0.003 0.003
5 98.0% THICK AG METAL-BACK:AUTO (8) 0.024 0.004 0.005 0.005 0.003
6 98.0E THICK AG METAL-FRONT:AUTO (8) 0.024 0.009 0.011 0.012 0.006
7 99.0% AR COATING:SPRAY-ON (0) 0.002 0.004 0.002 0.001 0.001
8 80.05 'TEST (8) 0.0 0.004 0.000 0.003 0.004
9 98.0% INTERCONNECT:GAP WELDING (B) 0.002 0.006 0.002 0.002 0.002
10 100.0% DOUBLE GLASS PANEL ASSEMBLY (B) 0.072 0.002 0.002 0.001 0.001
11 100.0% ARRAY NOODLE PACKAGING IA) 0.007 0.001 0.0 0.000 0.000
70.2% TGTALS 0.131 0.053 0.035 0.038 0.032
% 38.21 15.54 10.31 11.09 9.48
DEPR. SUBTOT SALVG. TOTALS 	 % INVEST	 ffi
O000 0.003 0.0	 0.003
	 1.0 0.002
	
0.5
0e020 0.061 0.0	 0.061	 17.9 0.140	 38.6
0.003 0.016 0.0	 0.016	 4.8 0.012	 3.3
0.004 0.013 0.0	 0.013	 3.9 0.030	 8.3
0.004 0.045 0.0	 0.045	 13.0 0.031	 8.6
0.009 0070 0.0	 0.070 20.5 0.062 17.2
0.001 0.011 0.0 	 0.011	 0.008	 2.3
0.006 0.018 0.0	 0.018	 5.1 0.042	 11.6
0.003 0.016 0.0	 0.016	 4.7 0.019	 5.4
0.002 0.080 0.0	 0.080 23.3 0.014	 3.8
0.000 0.009 0.0
	
0.009	 2.6 0.000	 0.1
0.053 0.343 0.0	 0.343 100.0 0.361 100.0
15.36 100.00
NOTE: (A1-EXISTING TECHNOLOGY. (8)=NEAR FUTURE: (C)=FUTURE 	 ANNUAL PRODUCTION: 50.0 MEGAWATTS.
Figure 7. Cost summary - ion implantation.
av
COST ANALYSIS:CASE II:SPIN-ON +POCL3 DIFFUSION101 	 02/03/77 13:09:18 PAGE 1
PROCESS COST OVERVIEW-S/HATT
ASSUMPTIONS: 0.717 WATTS PER SOLAR CELL AND 5 0.0	 FOR 7.8 CM (3") DIAMETER WAFER
STEP YIELD PROCESS MAT'L. D. L. EXP. P. OH. INT.
1 99.0. SYSTEM "L" WAFER CLEANING (8) 0.0 0.002 0.002 0.000 0.000
2 95.0% SPIN-ON SOURCE:1 SIDE (B) 0.007 0.010 0.000 0.005 0.002
3 99.05 POCL3 DEPOSITION AND DIFFUSION (A) 0.0 0.017 0.028 0.021 0.003
4 95.01 EDGE POLISH 10) 0.0 0.002 0.004 0.001 0.000
5 99.02 GLASS REMOVAL (el 0.0 0.002 0.001 0.001 0.000
6 99.0% PDST DIFFUSION INSPECTICN 01 0.0 0.003 0.000 0.003 0.003
7 98.0% THICK AG METAL-FRONT:AUTO (B) 0.025 0.009 0.011 0.012 0.006
B 98.0% THICK AG METAL--BACK:AUTC (B) 0.024 0.004 0.005 0.005 0.^°f3
9 99.0% AR COATING:SPRAY -ON (B) 0.002 0.004 0.002 0.001 D.JOi
LO 80.09 TEST IBS 0.0 0.004 0.000 0.003 0.004
11 98.0% INTERCONNECT:GAP WELDING (8) 0.002 0.006 0.002 0.002 0.002
12 100.02 DOUBLE GLASS PANEL ASSEMBLY (8) 0.072 0.002 0.002 0.001 0.001
13 100.0E ARRAY MODULE PACKAGING (A) 0.007 0.001 0.0 0.000 0.000
64.6% TOTALS 0.138 0.066 0.057 0.054 .0.024
Y 36.47 17.46 15.11 14.37 6.41
DEPR. SUBTOT SALVG. TOTALS % INVEST 2
0.000 00005 0.0 0.005 L.3 0.003 1.0
0.003 0.026 0.0 0.026 609 0.018 6.5
0.004 0.073 0.0 0.073 19.3 0.031 11e6
0.001 0.008 0.0 0.008 2.0 0.005 240
0.001 0.005 0.0 0.005 1.3 0.005 14
0.004 0.013 0.0 0.013 3.6 0.030 11.1
0.009 0.071 0.0 0.07€ 18.7 0.062 23.1
0.004 0.044 0.0 0.044 11.6 0.031 11.5
0.001 0.011 0.0 0.011 2.8 0.008 3.1
0.006 0.018 0.0 0.016 4.7 0.042 15.6
0.003 00016 0.0 0.016 4.3 0.019 7.2
0.002 0.08D 0.0 0.080 21.1 0.014 'S.1
0.000 0.009 0.0 0.009 2.4 0.000 0.2
0.038 0.378 0.0 0.370 100.0 0.261; 100.0
10.18 100000
NOTE: (A)- EXISTING TECHNOLOGY: (B1-NEAR FUTURE: (C)-FUTURE ANNUAL PRODUCTION: 50.0 MEGAWATTS.
Figure 8. Cast summary - spin--on + POCl3diffusion.
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COST ANALYSIS:CASE III:SPIN-ON 2 SIDES13) 	 02/03177 13:09:18 PAGE I
PROCESS COST OV£RVIFk--$IWATT
ASSUMPTICNS:
	 0.717 HATTS PER SOLAR CELL AND $ 0.0	 FOR 7.8 CH 0"1 DIAMETER kAFER
STEP YIELD PROCESS MA75L. D. L. EXP. P. OH. INT.
1 99.02 SYSTEM "Z" WAFER CLEANING IB) 0.0 0.002 0.002 0.000 00000
2 95.OX SPIN-ON SOURCE:2 SIDES (D) 0.014 0.030 0.001 0.012 0.004
3 98.0•. DIFFUSION (8) 0.0 0.009 0.002 0.002 0.001
4 95.0% EDGE POLISH (8) 0.0 0.002 0.004 0.001 0.000
5 89.02 GLASS REMOVAL Cis) 0.0 0.002 0.001 00001 0.000
6 99.0% POST DIFFUSION INSPECTION t0) 0.0 0.003 0.000 0.003 0.003
7 98.0% THICK AG METAL-BACK:AUTO (8) 0.024 0.004 0.005 0.005 0.003
8 98.09 THICK AG METAL--FRONT:AUTO 181 0.024 0.009 0.011 0.012 0.006"
9 99.02 AR COATING:SPRAY-Ch t01 0402 0.004 0.002 0.001 0.001to 80.0% TEST (B) 0.0 0.004 0.000 0.003 .0.004
It 98.OX 114TERCONNECT:GAP WELDING I81 0.002 0.006 0.002 0.002 0.002
12 100.01 DOUBLE GLASSPANEL ASSEMBLY t81 0.072 0.002 0.002 0.001 0.001
13 100.0% ARRAY MODULE PACKAGING (Al 0.007 0.001 0.0 0.000 0.000
64.0% TOTALS 0.145 0.078 0.031 0.043 0.025
% 39.87 21.52 8.63 1I.87 6.89
OEPR. SUBTOT SALVG. TOTALS 	 Z INVEST	 %
0.000 0.005 000
	 00005	 1.3 0.003	 1.0
0.007 0.068 0.0
	 0.068	 18.6 0.046	 16.4
0.003 0.016 0.0	 0.016	 4.5 0.012	 4.3
0.001 0.008 0.0	 O.ODS	 2.1 0.005	 1.9
0.001 0.005 0.0	 0.005	 1.3 0.005	 1.7
00004 0.013 0.0	 04013	 3.7 0.030	 10.8
0.004 0.045 0.0
	 0.045	 12.3 0.031
	
II.2
0.009 0.070 0.0	 0.070 19.4 0.062 22.4
0.001 0.011 0.0 	 0.011	 3.0 0.008	 3.0
0.006 0.010 0.0	 0.018	 4.8 0.042
	 15.1
0.003 0.016 0.0	 0.016	 4.5 0.019
	
7.0
0.002 0.080 0.0 	 0.080 22.0 0.014
	
4.9
0.000 0.009 0.0	 0.009	 2.5 0.000	 0.2
0.041 0.363 0.0	 0.363 100.0 0.278 100.0
11.22 100.00
NOTE: IA) ;EXISTING TECHNOLOGY: (BI ANEAR FUTURE: 10-FUTURE ANNUAL PRODUCTION: 50.0 MEGAWATTS.
Figure 9. Cost summary -- spin--on 2 sides.
w
COST ANALYSIS:CASE IV:SCREEN PRINT 2 SIDE5I8)	 02!03177 13209118 PAGE I
PROCESS COST OVERVIEW-SIWATT
ASSUMPTICNS: 0.717 WATTS PER SOLAR CELL AND $ 0.0	 FOR 7.8 CM t3") DIAMETER WAFER
STEP YIELD PROCESS NAT'L. 0. L. EXP. P. DH. INT.
1 990% SYSTEM "Z" WAFER CLEANING (H) 0.0 0.001 0.001 0.000 0.000
2 98.0% SCREEN PRIh7 SOURCE:2 SIDES (8) 0.013 0.008 0.001 0.007 0.003
3 98.0% DIFFUSION tB) 0.0 0.009 0.002 0.002 0.001
4 99.0% GLASS REMOVAL t6) 0.0 0.002 0.001 0.001 04000
5 99.0% POST DIFFUSION INSPECTICH (B1 0.0 0.003 0.000 0.003 0.003
6 98.OS THICK AG METAL-BACK.-AUTO t8) 0»024 0.004 0.005 0.005 0.003
7 96.0% THICK AG METAL-FRr vT:AUTO (5) 0.024 0.009 0.011 0.012 0.006
8 99.0% AR COATING:SPRAY-ON t8) 0.002 0.004 0.002 0.001 0.001
9 80.0% TEST t8) 0.0 0.004 0.000 0.003 0.004
.10 98.01 INTERCCNNELT:GAP NELOING (8) 0.002 0.006 0.002 0.002 0.002
11 100.0% DOUBLE GLASS PANEL ASSEMBLY t0) 0.072 0.002 0.002 0.001 0.001
12 100.0% ARRAY MODULE PACKAGING (A) 0.007 0.001 0.0 0.000 0.000
69.5% TOTALS 0.144 0.054 0.033 0.037 0.023
Z +43.78 16.44 10.09 L1.16 7.04
DEPR. SUBTOT SALVG. TOTALS 	 X INVEST	 %
0.000 0.003 0.0	 0.003	 I.0 0.002
	
0.1
0.004 0.042 0.0	 0.042	 12.1 0.031
	 12.8
0.003 00016 0.0	 0.016	 5.0 0.012
	
4.7
0.001 00005 0.0	 0.005	 105 0.005	 1.9
0.004 O.Oi3 0.0	 0.01,3	 4.1 0.030	 II.7
0.004 0.045 0.0	 0.045 13.6 '0.031 	 12.1
0.009 0.070 0.0	 0.070 21.4 0.062 24.3
0.001 00011 0.0 	 0.011	 3.3 0.008	 3.3
0.004 0.018 0.0	 DOORS	 5.4 0.042
	 16.4
0 -.003 0.016 0.0
	 0.016	 4.9 0.019	 7.6
0.002 0.080 0.0
	
0.080	 24.3 0.014	 5.3
0.000 0.009 0.0 	 0.009	 2.7 0.000	 0.2
00038 0.328 0.0	 0.320 100.0 0.257 10000
11.49 100.00
NOTE= IA7 R EXISTING TECHNOLOGY. 181-1YEAR FUTURE: ICI-FUTURE ANNUAL PRODUCTION: 50.0 MEGAWATTS.
Figure 10. Cost summary -- screen print 2 sides.
Ion Spin-on + Screen Print
Implant(C) POCL3(C) 2 Sides(C)
Ww) - (0/w) ON)
Junction 'Formation 4.2 6.6 5.1
Metallization 9.4 9.4 9.4
AR Coating 1.1 1.1 1.1
Test and Sort 1.2 1.2 1.2
Interconnect,
Encapsulation &
Packaging 10.5 10.5 10.5 a
26.4 29.0 27.4
s
Tabor & Process
Overhead Content 4.6 5.$ 5.1
Figure 11.	 Comparison. of three class (C) (advanced) process sequences.
Ion Spin-on + Screen Print.	 Spirt.-on
Implant POC13 2 Sides	 2 Sides	
I
(Ow) {1!w) ON)	 a
Junction Formation 9.3 13.0 7.9	 11.5
Metallization 11.5 11.5 11.5	 11.5
AR Coating 1.1 1.1 1.1	 1.1
Test and Sort 1.8 1.8 1.8	 1.8
Interconnect,
Encapsulation
& Packaging 10.5 10.5 10.5	 10.5
34.3 37.8 32.8	 36.3
Labor & Process
Overhead Content 9.1 12.0 9.1	 12.1
Figure 12.	 Comparison of four class (B) (near future) process sequences.
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for the
	 voltaic circuit. It is, therefore, necessary to clearly define
the panel design considered in the automation study in order that the assem-
bly processes are consistent with the materials selected.
Figure 13 shows the panel design which is the basis for the cost analysis
described in this report. The design is characterized-by several features
which are worthy of comment.
a Class is used as both substrate and.window for the enclosure. We are
not convinced that there is a credible alternative to glass in terms
of cost and reliable protection for environmental threats. The con-
cept shown calls for the window and substrate to be bonded together
structurally so that 1/8-in. sheet can be used in both places 4nd the
total assembly is structurally equivalent to a 1/4-in. or greater
panel.
s The circuit is configured an a series-parallel arrangement in which
four cells are connected in parallel to preserve panel performance
if point failures occur at the cell level. The series circuit makes
an odd number of traverses across the panel so that the panel inter-
connection terminals can occur at opposite corners on the panel
diagonal. This feature permits ease of packaging for shipment and
ease of system interconnection as will be discussed in a later para-
graph. The interconnector design utilizes threaded terminals which
are ruggedly imbedded into the panel to assure easy system assembly
and maintenance (Fig. 14).
a Round cells are utilized since they are available in large quantity.
As shoran in Fig. 15, the cells are bonded to the substrate using a low-
cost compliant bond. Compliant optical filler material is applied be-
tween the window and the cells to reduce optical losses in the photon
path. By reducing the structural requirements on this material, lower
cost compornds can be used. Table 1, originally shown in Quarterly
Report No. 3 [1], compares the materials cost for various panel designs.
The panel proposed here is column TI. By comparing columns T and
11 ., it is easily seen that the elimination, of the use of transparent
adhesive is a cost--effective step. 'Dote the region between cells
does not contain potting compound.
The panel shown in Fig. 13 uses a.nonstandard cell size of 4,45--in.
diameter in order to meet simultaneously the constraints of 4- x 4-ft panel
size, four-parallel--cell circuit, and diagonally opposite circuit termination.
The panel has a packing factor of approximately 83% and will deliver 15 V do
and a peak current of 13 A. We find no difficulty in specifying an odd cell
size since this solar cell factory will have enough production volume to create
1. B. F. Williams, Automated Array Assembly, Quarterly Report No. 3, MA/JPL-•
954352-76/3, prepared under Contract No. 954351 for Jet Propulsion Laboratory,
September 1976.
15
re 14. lnterconnector design.
Figure 13. Solar panel design.
16
AL
A
Section A-A,enlarged
Figure 15. Round cell configuration.
as standard any size which meets the need of its products. A different cell
size will change the panel dimensions to maintain high panel area efficiency.
Detailed baseline cost estimates have been made on the basis of a 3-in. cell
as the basic building block. Almost all of the costs of the panel itself are
cell size independent, the one exception being intercor..nection and assembly
e
capital equipment cost which decreases linearly as cell size goes up. Since
the cost of this equipment is a small fraction of the total cost and the influ-
ence of cell size on its value is small, the analysis showf that the 3- to 5-in.
cell size range, panel and assembly costs are almost independent of cell size
`	 (10.5C/W compared with 9.9C/W for 5-in. cell; see Fig. 36).
2. Panel Installation
j F
	
	 The proposed panel design is configured for simple and low cost installa-
tion. Figure 16 shows a system configuration of solar cell panels which is
six panels wide and five panels high (24 x 20 ft). The configuration shows
$.	 that the panels are installed using standard window glazing techniques. Each
17
TABLE 1.	 COST COMPARISON OF PACKAGING MATERIA7^S
Item	 I Ii III	 IV V VI VII
E
Substrate
I
1/16 glass sheet 0.19
1/8 glass sheet 0.22
0.005 alum. foil 0.05 0.05 0.05
Cell Adhesive
RTV15/Primer	 0.41 0.41
RTV 102 0.10 0.10 0.10 0.10 0.10
Window
1/16 glass sheet 0.19
1/8 glass sheet 0.22 0.22
1/4 glass sheet	 0.44
1-in.--diam R6 tubing .45
1-in.-diam N51 tubing 0.60
2--in..-diam R6 tubing 1.07
H
	
Assembly Closure
Conformal coating + 3-mil metal 	 0.11 0.11
Edge seal 0.04 0.06
End caps 0.06 0.06 0.03
Panel Connector 	 0.09 0.09 0.18	 0.36 0.36 0.18 0.13
Aluminum Structural Channel 0.10 0.10 0.10
Total	 1.05 0.67 0.94	 1.10 0.90 1.09 1.48
Column Identification:
I - 1/4 glass with conformal coating 4 x 4 ft module
II - 1/8 glass window and substrate bonded together 4 x 4 ft module
III - 1-in.-diam R6 tubing with aluminum for substrate (48 tubes in module)
IV - 1/8 glass with conformal. coating (four) 2 x 2 ft panels in a 4 x 4 ft module
V - 1/16 glass window and substrate bonded together into four 2 x 2 ft panels in a 4 x 4 ft module
VI -- l-in.-diam N51 tubing with aluminum foil substrate (48 tubes in module)
VII -- 2-in.--diam R6 tubing with aluminum foil substrate (24 tubes in module)
Figure 16. Solar cell panel system configuration.
panel is bedded in a compliant sealing compound and is structurally secured at
the corners using a diamond-shaped retaining clip. The spaces between the panels
are caulked with clear compliant sealant which give the final assembly the
appearance of monolithic glass. The "I" sections of the supporting superstructure
all project from the back of the system. All electrical interconnections are
made at the point where the four corners of adjacent panels meet. These con-
nections are made at every other intersection point in the panel array. Pro-
tection of the interconnection is accomplished using waterproof junction boxes
on the back of the structure as shown in the detail view of Fig. 17. Termination
of the entire assembly can occur wherever desired by appropriate system layout.
a'
19
ki
V2C-b J
L'	
'
Figure 17. Detail rear view of interconnection.
In Fig. 16, they are shown at the top of the assembly, the assumption being
that a power bus can be safely brought to this point. It should be obvious
that a range of series-parallel possibilities can be achieved with the pro-
posed construction because of the symmetry between positive and negative
panel terminals. This same symmetry could, of course, cause assembly errors
unless adequate coding is used.
?. Solar Cell Panel Assembly
The floor plan for a production line to assemble solar cell panels is
shown in Fig. 18. This diagram indicates the process flow, equipment comple-
ment, factory floor space, and operating personnel required to accomplish
20
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Figure 18. Production line floor plan.
automated assembly of solar cells. The floor plan is laid out in lines so
that multiples of its design throughput can be achieved by locating parallel
lines side by aide. The nominal throughput of the line shown in the figure
is approximately 40,000 W per day or 15 MW per year (345 working days per year).
As indicated on the figure the production, floor space is 16 x 50 ft, and the
associated storage and aisle space is 16 x 30 ft. The numbers of the drawing
correspond to pieces of important capital equipment required as part of this
line. A listing of this equipment and our estimate of its cost is shown in
Table 2. The assembly procedure sequence is.described below.
4. Panel Assembly Tine Functions
a. Sorting - The input into the panel assembly area is cartridges of sorted
cells. The exact nature of this sort will not be determined until the dis-
tribution of electrical properties versus yield of low-cost solar cells is
determined. If one can presume that there will be a greater variation in the
properties of a low--cost cell than now exists with space-quality products,
then such sorting will be a crucial importance. Several sorting strategies
are now being investigated to determine how to configure a panel to most
closely approach the performance inherent in the individual cells.
b. CeU HandZing -- A key element of a solar module factor will be the cell-
handling equipment. It is this equipment which will determine the speed and
throughput of the line and be responsible for most of the physical breakage
which occurs during the various processes. Ideally, it would be desirable
to have a continuous process with no operator intervention until the operation
is complete. For reasons of process flexibility, the need for buffering
between various stations, sorting after various steps, and just the practi-
cality of building up a production line incrementally, cartridge cell handling
has been built around each process. It appears that 500-cell cartridges are
feasible so that at 1000 cells per hour reasonable amounts of operator atten-
tion are possible.
The cell.-handling sequence during assembly takes the cell from the car-
tridge to a rotary table and then to a linear assembly table. Circuit strings
22
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TABLE 2. SOLAR-CELL PANEL ASSEMBLY EQUIPMENT
Station No.	 Equipment. Description
1 Wafer Unloader
2 Linear Index Table
3 Rotary Index Table
4 Pick & Place Assembly
5 Parallel Gap Bonder
6 Wafer Turner
7 Interconnect Formation Tool
8 Microprocessor Control
9 Sensors & Assembly Wiring
10 Linear Index Table
11 Robot Arm & Vacuum Nand
12 Pulse Xenon I—V Tester
13 String Reject Position
14 Assembly Fixture
15 Linear Index Table
16 Adhesive Dispenser
17 Sealant Bead Dispenser
18 Panel Assembly Sensors
19 Window Supply Fixture
20 Glass Handling Robot
21 Substrate Storage/Dispenser
22 Curing Rack
23 System Integration
24 Repair Bench
25 Repaired String Position
26 Electrical Connector Dispenser
27 Linear Index Table
Qty Reg t d	 Unit Cost $K
4 4
2 10
2 25
10 5
18 5
2 4
4 15
1 15
Lot 20
2 7.5
1 25
1/2 80
1 2
I 15
1 10
2 10
1 10
Lot 15
1 5
2 17.5
1 5
1 20
Lot 50
1 3
1 6
2 6
1 10
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are created on this table and combined into parallel arrangements in subse-
quent steps. The handling of strings from this point to final assembly is
controlled by a robot arm which interfaces the circuit with a vacuum pickup
hand.
(1) Airtrack CeZZ Transport - Figure 19 shows a cartridge of cells pneumati-
cally unloaded onto a linear air-track.cushion for transport to a vacuum
chuck position on a rotary index welding table. Air transport of the cells
helps to reduce physical damage to the cells during transport; it is being
used increasingly in the semiconductor industry.and would become more highly
recommended as cell size increases. Handling rates of 1200 cells/hour are
feasible with minor extrapolation from present equipment. A circular cell
format is most compatible with this transport technique since edge chipping
of any noncircular format has always been a problem during wafer handling.
(2) Rotary Index Table - A rotary index table is used at the first intercon-
nect station since it permits all of the preparatory steps for string assembly
to be completed off-line. The table in Fig. 19 has six positions, but notice
Figure 19. Air-track cell transport of cells onto rotary.
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that the throughput of the line would not change regardless of how many posi-
tions were on the table. As presently conceived, the operations completed on
the rotary table are:
r position the cell
r orient the cell with regard to angular position
• form and place interconnects
r snake two front side welds
• turn over cells
• prepare contact areas for interconnection (if necessary)
r pick up position for string assembly table
(3) Series Connection Table -- Series and parallel interconnections are made on
a linear motion table. In Fig. 18, station 10 represents the interconnection
assembly area. Four bonds are made at this station. Two of these are the series
connections for each of the two strings being assembled at the station. The
others are the bonds necessary to make parallel connection between each of
the cells in the two series strings.
When the strings are completed, they are advancing to a combining.posi-
tion indicated by the arrows at station 10. Two groups of cells from ad-
jacent tables are combined at a pickup point for the assembly robot at
station 11.
(4) PaneZ AssembZy Robot - After the cells are bonded together electrically,
they are handled by a multiported.v'acuum pickup hand which is 4 ft long and
four circuit strings wide. This vacuum hand will be mounted on the end of a
robot arm which has 5 degrees of freedom, namely, X translation, Y translation,
Z translation, rotation about the arm axis at the carriage, and rotation
about the arm axis at the vacuum head. The robot arm, under computer control,
can address five string positions: string pickup, string test, panel placement,
string reject, and repair pickup.
The function at each of these positions will be discussed in later para-
graphs. The cell handling until the cells have been bonded to the panel sub-
strate is by virtue of vacuum contact at the robot arm pickup hand. The total
cycle time for the robot is 100 s per four-string placement. Since each robot
has two arms each acting 180° out of phase with the other, the effective cycle
rate is 50 s. The timing sequence for this position, is shown in Table 3.
1
i
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kTABLE 3.	 PANEL. ASSEMBLY TIMING SEQUENCE
Time Sequence (s)
Step Arm I Arm 2
Four-string pickup 0-2 50-52
Transfer to test 2-4 52-54 7
Test sequence 4--6 54--56
Transfer to rejects 6-10 56-60
Drop defective part 10-12 60-62
(d f any) i
Pick up replacement 12--14 62-64
string (if required)
Index to final bonding 14--16 64-66
station
s
Dwell at bonding station 16-46 66-96
Index to panel placement 46--66 96-16
Dw=ell at panel placement 66--96 16•-46
Return to pickup 96»100 46-50
c. Panel Materials HandZing - The other panel materials are glass (substrate
and window), adhesives and sealants, and electrical components. Glass and
final panel handling will be accomplished using a simplified robot arm with
vacuum pickup hand. Adhesive and sealant will be dispensed in dots and 'beads
from an automatic pneumatic dispensing machine. Electrical parts will be
located and placed using pick and place equipment fed from a vibrating bowl.
d. Panel Assembly Processes - In addition to material handling, panel assembly
involves five other significant processes, namely, electrical interconnect
bonding, physical bonding of cells to substrate and window, electrical test-
ing of circuit strings, final panel wiring, and protective envelope closure.
(1) Solar Cell Interconnection - Interconnection of solar cells can be done
most quickly and reliably using parallel gap techniques in conjunction with
appropriate automated material-handling equipment. This technique permits
the metallurgical operation to.proceed quickly, under close control, and
with minimum consumables. The cost, thus, is low because consumed material
is minimum and process yield is maximum..
There is no final.conclusicn on which.metallurgical process is preferred
since more technology input is required.with.regard to application of the
candidate processes applied to thick-film.conductors. Our analysis shows
that the cost to create the interconnect bond will not be significantly dif-
ferent if the bonding technique is solder reflow, welding, or ultrasonic
bonding.
(2) VectricaZ Test - Testing of assembled solar call strings will be accom-
plished using a pulsed Xenon l-V tester. Existing equipment is available to
generate a detailed Y V curve in less than 1 s. Since the illuminated aper-
ture of this tester can be large and testing time is only a fraction of string
dwell at the test site, it will-be possible to share a tester for two assembly
lines.
Testing criteria can.be established-on the strings based on the input
cell characteristics. Cell.changes.induced by interconnect bonding or poor
quality bonds can be identified using this technique and the involved circuit
strings rejected.
(3) CeZZ Bonding - The preferred technique for bonding solar cells to a struc-
tural substrate is through the use of a compliant silicone-rubber adhesive
on the backside of the call. This allows the use of higher strength and
lower cost compounds for this purpose. it will be necessary to use a trans-
parent material between the cells and the panel window in order to reduce the
optical losses caused by refractive index mismatch. By reducing the structural
demand on this material, simpler and low-cost materials can oe used.
The proposed design calls for a structural epoxy bond between substrate
and window. This bond will allow the load incident on the panel to be shared
by both panel and substrate. This epoxy will be dispensed at the same time as
the cell bonding adhesive and will be located in the spaces adjacent to every
fourth cell in the panel.
(4) Final Panel Wiring - The panel design shown in Fig. 13 utilizes a corner
connector bonded between the substrate and window to.make electrical penetra-
tion from the protc4tive envelope. The positive and negative connectors and
associated power bus will be bonded to the appropriate string interconnectors
after the cells are bonded to the.substrate. Placement of these components
is done automatically with.pick. and .place equipment.
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(5) Protective Envelope Closure - The final assembly operation calls for place-
, ment of the panel window onto a completely assembled circuit substrate. In
this operation previously metered quantities of spacer and connector adhesives,
optical matching material, and panel edge sealant are compressed to create
intimate contacts with their related parts. The finished panel is positioned
in a wiring rack which is kept at elevated temperature during a short cure
cycle. The closure is visually examined at this point along with other physical
properties of the-assembly. Final packaging in a shock-isolated crate prepares
the products for delivery from the plant.
e. Panel Assembly S'urrmtary -- The assembly procedures and associated equipment
can be divided into four groupings: string interconnection, testing, panel
assembly, and final assembly. The following summary description lists the
steps on the assembly procedure and by reference to Fig. 18 identifies the
equipment required to perform each function.
Assembly Step Station
No.
1. Unload cells from cartridge 1
2. Form and place series interconnects 4
3. Bond interconnect to cell (2 places) 5
H
F'U 4. Turn over cell 6
5. Lift and place on linear table 7
0
M. 6. Make cell series connection 5
w
z 7. Form and place parallel interconnects 4
H
8. Make cell parallel connection 5
9. Advance double string to assembly pickup point 10
10. Lift two double strings and iudex.to  test position 11
w
11. Generate illuminated I--V curve for each of two double strings 13
12. Index string to reject position and leave any rejected
string 13
13. Index to repaired string pickup position and lift9 replacement strings 25
M 14. Return to parallel bonding station and combine double 10
strings
15. Eject panel substrate to panel prep area 21
R+ 16. Dispense closure bead onto substrate 16
28
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Assembly Step Station
No.
0 17. Dispense structural epoxy onto.substrate 16
18. Dispense cell adhesive onto substrate 16
19. Advance prepared substrate to assembly po5i.-10n 15
20. Place quadruple string on.a prepared panel substrate 14
a, 21. Place and bond panel connectors and bus 26,5
22. Dispense optical matching.material onto panel window 19
23. Lift and place window-onto completed circuit assembly 20
24. Lift and place complete assembly i-a-_-a^.cur-..ing rack 20
25. Place curing rack in.curing oven 22
z26. Remove finished assembly for final inspection and
w packaging -
String repair takes place at station 24. Repaired strings are placed at
station 25 for automatic pickup.
The process parameters for the interconnect step, the double-glass panel
assembly, and the array module packing are given in Figs. 20, 21, and 22.
5. Process: Test
This step automatically tests the completed cells for photovoltaic per-
formance, separates the acceptable-cells from the rejects,.and sorts the good
cells according. to efficiency in 1% increments. The machine is-microprocessor-
controlled and consists of a test station and. sorter. At the test station the
wafer is contacted by probes and exposed to a known light source. The shape
of the I--V curve is. determined. in the region of the knee (maximum power point)
to determine the fill factor. The open-circuit voltage and short-circuit
current are determined by the preset test.prooram, and from these results the
efficiency is calculated. The sorter, which is activated by the result of the
test stat ou,-automatically:assxgns the cell to.a.cassette of the right class-
ification. Process parameters are shown.in  Fig. 23.
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PROCESS PARAC7ETERS:INTERCONNECT:GAP uELBING 	 04/18777 09:51:24 PAGE 72
ESTIMATE DATE: 12/27/75
	
BY:BEN	 LP k, PC497I 9 CAMDEN ? BLDG. 10-8--12	 - CLASS-'ARRAY FABRICATION
CATEGORY:PROCESS DEFINITION	 TECHNOLOGY LEVEL:NEAR FUTURE	 MATERIAL FORM:3" 11AFER.
INPUT UNI :SDLAR CELL	 N "CDLAR CELLS	 TRANSPORT IN:500 SH^rT CASSETRANSPORT OUT'-PICKUP TABLE
PROCESS YIELC: 98.0T
	
YIELD GROVTH PROFILE: 0
INPUT UNIT 'SALVAGE FACTOR:	 0.0	 -FACTOR GPM: 0	 SALVAGE OPTION:VALUE INS
PERFORMANCE FACTORS-ICR)/ICSC):	 1.000000E+00	 VCR)/VCOC):	 1.000000E+00	 F(R)/F:	 I.000000E+00
INPUT UNITS:	 0.	 0.	 0.
sLOF^OR 5PACE-,FT**2:	 0.	 D.	 . 
'PTOTJ:INTERCONM1iCCTFDN:GAP M DINGCBI
-	 ASSUMPTIONS:
1. 3" DIAMETER WAFERt
	
12-14 MILS THICK?(IDO) DRIENTATION?P-TY P E?	 1-5 OHM-CM.
2.	 K	 ft 'Anff ii	 REJECTS C=3Y OF INPUT)
	
- •_ _^
i	 ..	 PROCEDURE	 --
1. WAFER FROM CASSETTE TP AIR TRACK TO ROTARY TABLE FOR P-CONTACT BOND.
2. AUTW7rC PICKUP - AND PLACE FRO14'ACTAPY TABLE TO LINEAR TABLE F9P SERIES BOND.
3. INDIVIDUAL STRINGS ARE PRESENTED TO THE TEST STATION USING PICK AND PLACEHANDLING.
4. -SiKINGS	 -TEM	 M? XENON LAMP AND A COMPLETE I -V CURVE n arx	 .
S. ACCEPTANCE CRITERIA WILL BE PROGRAMMED INTO TEST LDGIC.
W	 INVESTME'VTS
INVESFFTENT NAME	 -- ' - "'AeTX.-MFUPUT UNITS	 X INPUT UNITS PROCESSED	 FIRST COST	 AVAIL.	 A t	 **2
OW INTERCONNECT EDUIP.(B)	 3800.00 CELLSISR	 1GD.0%	 E	 271000.	 65.1*x 130.
SlRiNG	 TEST	 1	 .^0 CELLS/HR	 100.OX	 S	 Flo
LABOR	 -	 --
(DL=DIRECT LABOR PERSONSZTL=T0TAL LABOR PERSONS)
NAME
	-	 LABOR ^^ BASE	 9 PERSONS/SHIFT/BASE UNIT	 THRUPUTIHRIAE	 O	 S
HOURLY OPERATOR	 SW INTERCONNECT EQUIP.CB) 	 3.330E-01
RF WORK OPERATOR 	 ' GW INT RCONN	 .OUTA.CH)	 1.0009'+00
HOURLY OPERATOR	 STRING TEST EDUIPMENT(B) 	 2.000E-01
MAINTERANCE
	
GN INT"cAOZSITM T-EQUIP .[ B) 	 1.000E-01	 ---
MAINTENANCE
	
STF.ING TEST EOUIPRERTC3l	 1.000E•01
"F(EM	 --	 DL	 µ	 1.000E-e1
--	 -	 rAIIAt	 SUPPLIES/EXPENSES
EXPENSE NAME	 FIXrO PART	 VARIABLE PART	 UNITS	 BASE
LECTRICITY	 0.0	 8.000F+00	 KW14.	 PER AVAILABLE I NVESTMENT°^ 16W OF G .	 .CB)
ELECTRICITY	 0.0	 3.00 OF+PD	 KW-H.	 PER AVAILABLE INVESTMEVT-HOUR OF STRING TEST EDIIIPNENTCB)
AG-PLM(Y- CU MIRE	 "-0..0	 1.43DE-O?	 $	 PER IVPUT UNI T. x UNITS=
ELECTRODES
	
D.D	 1.430E-03	 S	 'DER IVPUT UNIT. % U11ITS=	 100.0%
Figure 20.	 Process parameters - interconuect Step.
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PROCESS PARAHETERS:DOU L GLASS - PANEL ASSEMBLY	 U4118177 09:51:24 PAGE 74
ESTIMATE ME-. 	 S/77	 * PC497ifCAMDEN T G• i0- -1	 LA :ARRA	 AB ICA I
CATEGORY:PROC£SS DEFINITION
	 TECHNOLOGY LEVEL:NEAR FUTURE MATERIAL FORH:3" WAFER.
INPUTU  N RACK
PROCESS YIELU:100.0%
	 YIELD GROWTH PROFILE: 0
PUT UNIT SA V
	 T R: 0.0	 FACTOR GP# ,. 0	 SALML OPTIOn.VALUE IN$
PERFORMANCE FACTORS-ICR)/I[SCI: 1.000000E+00
	 VCR)/V:OC): 1.000000E+00	 F(R)/F: 1.000000E+00
INPUT UNITS:	 0.	 0.	 0.
FLOOR	 **2.	 Or	 0.	 0.
1. 3" DIAMETER WAFER I
 12-14 HILS THICK,(100) ORIENTATIO W-TYPE ?
 1-5 OHM-CM.
3. DOUBLE GLASS PANELi 14.5FT**2. SEE QUARTERLY REPORT *3 9 PAGE 38 9
 TABLE 59 COLUMN 20
	
q. NOTE:-70 0 ELI M T RI L S **29
	 11^iY f A I ^tTAi GUST -SHOkNl 7CELL^ X 22 ,4 C L 4. ** .
5. 5 CURING PACKS NEEDED FOR EACH PIECE OF PANEL ASSEMBLY EQUIPMENT.
PROCEDURE
1. us 0N10 sUBS7RTTE__Mr I
	
x- y MOTION TABLE.
2. STRINGS COMPLIANTLY BONDED TO GLASS SUBSTRATE.
3. PARAL 	 ELEETRFC_A C	 9'8. --	 _
4. SERIES CONNECTION TO POWER TERMINATIONS BY PARALLEL GAP WELDING.
5. FI?	 ASSEH®LY•.WIN i4 S	 0	 . AS$EIiBll' T ONG PICK AND PLACE.
6. WINDOW IS BONDED TO THE SUBSTRATE USING A MULTIPLICITY OF EPDXY BONDED SPACERS.
T-.ENt:	 FROM MOISIURL PLNETM1UN -'9Y ­ A 6ERIuETER ' 80N[SZFF	 .
B. FINAL ASSEMBLY IS TRANSFERRED TO CURING RACKS USING PICK AND PLACE.
INVESTMENTS
-'IN4E5lNETvT NAME	 ------ -	 UT'UNITS	 X INPUT UNITS PROCESSED FIRST 'C
	 **
PANEL ASSEMBLY EQUIPFENT[B)	 3724.00 CELLS/HR
	 100.0% S 103000.	 85.0%	 300.
FINAL
	 LY Mr-
	t	 T--CELLS /HR
	
100 . 0%--
CURING RACK
	 744.80 CELLS/HR
	 100.0% $	 50, 100.0%	 20.
LABOR
(OL=DIRECT LABOR AERSONS;TL=TOTAL LABOR PERSOAST--
NAME	 LABOR P.EOUIREMENTS BASE
	 b PERSONS/SHIFT/BASE UNIT
	 THRUPUT/HR/PERSON X INPUT UNITS PROCESSED
=F BATOR P7	 TIB)	 2 . 500E - 01
HOURLY OPERATOR
	 FINAL ASSEMBLY EQUIPMENT( q )	 2.500E-01
RAINTE N AkCE	 PANEL ^UIPRENT(R)	 1.000E-D1
MAINTENANCE
	 FINAL ASSEMBLY EOUIPMEN T (6)	 1.00GE-01
^OTtEHAN -
	DL --	 1.000E-01	 J
EXPENSE !DAME FIXED DART VARIABLE PART
tL	 F3'CI'fy -	 0.0 8.00GE-01
ELECTRICITY 0.0 4.000E+00
sUN^TTM E ^- 1.430E- 02
CELL ADHESIVE 0.0 A.52GE-03
-7==_ .. 0.0 -	 1.430E-02
PANEL CONNECTOR 0.0 5.970E-D3
- E'05E SEAL 6 - 3.910E-03
EPDXY SPACER 0.0 2.510E-03
^LCVENC
-_^	 0	
_-
1.300E-03
SUPPLIES/EX;IENSES''"
UNITS	 BASE
KWH.	 PER AVAILABLE INVE	 -	 A	 [
KWN.	 PER AVAILABLE INVESTMENT-HOUR OF FINAL ASSEMBLY EQUIPMENTS)
S	 PER INPUT UNIT, % UMM:=
$	 PER INPUT UNIT. % UNITS= 100.0%
S	 PER IVPUT'Mr"
$	 PER INPUT UNIT. T UNITS= 100.0%
$	 PER INPUT IJNIT. X UNi]S=-3 O.
$	 PER INPUT UNIT. % UNITS= 100.0%
S	 PER INPUT UNIT. % UNIM5 100.0%
Figure 21. Process parameters -- double glass panel assembly.
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FRDCESS PARAMETERS: ARRAY PU ULE PAM -NO 	 04 /18/77 d :51:24 PAGE 77
_S IMA E OA E:12/29 76 BYMN SHELPUKv PC4974, CAH -6EN - BLOO. IO . 0-12	 CLASS:PACKAGING
CATEGCRY:PROCESS OEFIrrITION	 TECHNOLOGY LEVEL:EXISTING	 MATERIAL FORM:3" WAFEP.
iNvUl S11:	 AY FF50UE'^"^T-F`uT-UFiI'I?"]W'f M$D0LrS'
_
	FiiTRANSPORT ?CUkIfff-TRANSPORT OUT--BOX
O ROCESS YIELD:100.0%	 YIELD GROWTH PROFILE: 0
^INPUT U`NIY SALVAGE FACTOR:  0,0
	
O1 GPH: 0
	
SALVAGE OPTION:VALUE INS
PERFORMANCE FACTORS-I00 /ICSC): I.00OOOUE+DO	 Y(R)/V(OC): 1.000000E+00	 FCR)/F: 1.000000E+00
INPUT UNITS:	 0.	 0.	 0.
— kTnZRIPT 0:ATtRAY MODULES •P
	
CAKIE.
ASSUMPTIONS:
l.. 14.5 FT**2 PANEL.
2. 14.6	 **2	 S. TER F *^ISNrL.	 - -
3. 1 OPERATOR CAN PACKAGE 50 MODULES/HR USING PACKAGING EQUIPMENT.
4. R, iH	
_
f-QMBtR tiF PANELS PER OOO GR TES 3S TO 8£ dETtkM-1NEO.
-	 -- --	 PROCEDURE
1. OPERATOR REMOVES N PANELS FROM CURING RACK $ PLACES THEM IN BOX.
2. BOX STAPLEU.
3. BOX PLACED ON STACK FOR REMOVAL TO WAREHOUSE.
_	 INVESTMENTS
INVESTMENT N h-t	 H %. THRUP T UNITS -	X INPUT 'UF4ITS'PRi0CE5SE5- FIRST COST AVAIL. AREA S T**2
PACKAGING EQUIPMENT
	
50.00 A.M./HR
	 10000% $	 25000. 100.0%
	 100.
LABOR
_	
-- S
EA	 r -
NAME	 LABOR REQUIREMENTS BASE	 N PERSONS/SHIFT/BASE UNIT
	 THRUPUT/HR/PERSON X INPUT UNITS PROCESSED
+ 0—
FOREMAN
	 DL	 1.000E-01
ANNUAL	 SUPPLIES/EXPENSES
E Re	 --	 -F'AFVT ' - URTTS --`BnT--"
BOX FOR MODULE	 O.0	 1.170E+00	 S	 PER INPUT UNITn % UNITS= 100.0%
Figure 22. Process parameters - array module packing.
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PROCESS PARAMETERS:TEST 	 04/18/77 09:51:24 PAGE 63
ESTIMATE DATE:12 27 . 76 BY:DAVE RICHMAN *
 X3247; RCA LABS ?
 E- 21A	 CLASS:TEST
CATEGORY:PROCESS DEFINITION
	 TECHNOLOGY LEVEL:NEAR FUTURE MATERIAL FORM:3* WAFER.
INPUT UNIT:SHEETS	 OUTPUT.0 IT*S LAR CELLS	 TRANSPORT IN;500 SHEET CASSETTE
	 TRANSPORT OUT:500 SHEET CASSETTE
PROCESS YIELD: 80.0%	 YIELD GROWTH PROFILE: 0
INPUT UNIT SALVAGE. FACTOR: 0.0	 FACTOR GP#: 0
	 SALVAGE OPTION:FRACTION OF INPUT UNIT VALUE
PERFORMANCE FACTORS-I(R)/I(SC)* 1.000000E+00
	 VCR)/VCOC): 1.000000E+00
	 F(R)/F: 1.000000E+00
INPUT UNITS*	 0.	 0.	 0.
FLOOR SPACE 7 F **2:	 0.	 0.	 0.
DESCRIPTION:WAFER ELECTRICAL TEST AND SORT.
A&SUMPTIDNS:
1. 3 11 DIAMETER WAFER? 12-14 MIL' iHICK7(100) ORIENTATION7P-TYPE? 1-5_OHM-CM.
2. TEST FOR: OPEN CIRCUIT VOLTACL! SHORT CIRCUI	 RSE-T CURRENT;REVE
	 BIAS
_ 
LEAKAGE; FILL FACTOR.
3. MINICOMPUTER-CONTP.GLLEO MEASUREN.`NT OF 12
- QOINTS ALONG KNEE OF I-V _CURVE FOR KNOWN LIGHTING.
4. WAFERS 8ELOW 1OX EFFICIENCY ARE REJECTED. 80% YIELD ESTIMATED.
	 -
--	 -	 PROCEDURE
	
-- -
1. OPERATOR LOADS CASSETTE INTO MACHINE.
2. WAFERS AUTOMATICALLY FED TO TEST (UIPMENT AND
	
MADE.
3. WAFERS SORTED INTO MAGAZINES USING CRITERIA TO BE DEFINED.
4. OPERATOR REMOVES CASSETTES AS THEY ARE FILLED.
	
J	
_ -
	 INVESTMENTS	 -`
INVESTMENT NAME	 MAX. THRUPUT UNITS
	 X INPUT UNITS PROCESSED FIRST COST AVAIL. AREA7FT**2
SI.LIFC,!
	 R ' SCRTE-R-k. . .	 1200.00 SH/lift
	 100.UX 5 17r OOD.
	 80.0%	 200..
Lt,BOR
(DL=DIRECT LABOR PFR SDNS;TL=T9TAL LABOR LPERSONS)
NAME	 LASORREUUIREMENTS BASE
	 # PERSONS/SHIFT/BASE UNIT	 T1iRUPUT/HR/PERSON X INPUT UNITS PROCESSED
HOURLY OPERATOR
	 SILTEC WAFER SORTER-W.E.T.	 7.500E-01
MAINTENANCE	 SILTEC WAFER SORTER-W.E.T.	 2.000E-01
FOREMAN	 DL	 1.000E-01
	
ANNUAL	 SUPPLIES/EXPENSES
EXPENSE 'NAME	 F1XED PART
	 VARIABLE PART	 UNITS	 BASE
ELECTRICITY	 -	 0.0
	
_	
5.000E+00	 KWH.	 PER AVAILABLE INVESTMENT-HOUR OF SILTEC WAFER SORTER-WmE.T.
Figure 23. Process parameters -- test.
6. Antireflection Coating, Spray-On
Use of conventional spin-on application of solutions for depositing the
AR coating on solar cells is expensive because of the low rate of through-
put and will cause problems of film uniformity because of the metallization
pattern interfering with the uniform spreading of the solution.
We have examined the technical and economic feasibility of spray coating
techniques as an alternative, and we are entirely convinced that spray coating
is indeed the technique of choice for this particular application.
Commercial equipment, designed primarily for the semiconductor industry,
offers excellent control and performance of high-quality film deposits, and
remarkable economy.
The heart of the machine is the vapor carrier system which uses a super-
heated chemically inert hydrocarbon vapor of high molecular weight as the
transporting medium for the coating material. The low velocity and pressure at
which the coating material is conveyed by the vapor to the target surface
minimizes the problems encountered with systems based on pressurized gases as
the carrier. The solar cells are transported in a 6-wafer-wide stream by a
conveyor belt from the load station into the spray station. The coating is
applied by a fully automated and adjustable spray gun which traverses the six
3-in.-diam wafers at a set speed and distance. Work flow proceeds at a rate of
typically 3/4 in./s. Under these conditions the Autocoater can process 5,400
cells per hour, or 4.4 x 10 7 cells per year.
The thickness of the SiO 2 + TiO2 containing AR film after drying and
baking is specified to be 700 R. The control of coating thickness is within
+5%. Figure 24 shows the performance of such an AR coating which was spun-on
compared with thermally oxidized Ta205 . Both layers make a very good AR coating.
An additional part of the system is an infrared-heated section capable of
attaining 500°C. Since we require only 200° and 400% for bake out (15 min
each, at present), this limit is quite adequate. The rate of throughput may
be a problem, however, and may require either a change in processing or the
addition of heaters working in parallel.
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Figure 24. Reflection spectra: spin-on titania-silica film and Ta205
formed by thermal oxidation of evaporated Ta.
The AR coating process parameters are shown in Fig. 25.
7. Metallizations
a. Thick-Film Screen Printing - We believe that a metallization technology
based on screen-printed contacts is the most cost effective. The principal
problem with this technology is to combine low contact resistance with low
penetration and high adhesion.
In Quarterly Report No. 3 [1] we showed that the contact resistance must
be below O.J. S2--cm 2
 to not seriously affect device performance. In an experi-
mental evaluation of commercial Al, Ni, and Ag inks we have not found it
possible to produce this low a contact resistance without producing excessive
penetration.
Therefore, we have investigated formulating a silver metallization with
the proper n--type dopant, phosphorus, which would require a low firing tempera-
ture and thereby minimize penetration and contact resistance simultaneously.
AgP0 3
 was selected because of its low melting point, i.e., 485°C. Similar
Ag-P compounds are under study. A small amount of the material was prepared
35
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PROCESS PARAMETERS:AR COATING:SPRAY-PN 	
_	
04/18/77 09:51:24 PAGE 60
ESTIMATE DATE:D2/28/77 9Y:RCCAWeSTI ATES
	 CLASS:AR COATING
CATEGORY:PROCESS DEFINITION	 TECHNOLOGY LEVEL:NEAR FUTURE MATERIAL FORH:3 $1 WAFER.
INPUT UNI `f:SHEETS	 0 T	 N T SHEETS	 TRANSPORT IN:500 SHEET CASSETTE
	 TRANSPORT OUT-.500 SHEET CASSETTE
PR9CES5 YIELD: 95.0X	 YIELD GROWTH PROFILE: 0
INPUT UNIT SALVAGE. FACTOR •. 4.0	 FACTOR GP#: D	 SALVAGE OPTION. w RACTION OF INPUT UNIT VALUE
PERFORMANCE FACTORS-I(R)/I(SC): 1.000009E+0D 	 V(R)/V(GC): 1.000000E+00
	 F(R)/F: 1.000000E+q0
INPUT UNITS:	 0.	 D.	 D.
FLOOR SPACF 0T**2:	 0.	 D.	 0.
IJESZRIPTION:SPRAY-ON ANNTR'EFCE ITO -tOATING(B)
ASSUMPTIONS:
1. 3" DIAMETER WAFER, 12-14 MILS THICK I (100) ORIENTATIONgP-TYPE l 175 OHM-CM.
2. 5DO (vA UASICASS EfiT 	_
3. NOTE:_IN-HOUSE AR COATING NEEDS TO Br. DEVELOPED.
4. LIQUIC SPRAY-ON SOURCE( TIO21SIO2) AT 310/LITER. 0.1 CM**3 WILL COVER 1 SIDE WITH 0.07 MICRONS.
7. APPLIED AFTER FINAL METALLIZATIO"+.
S. OVEN BAKE REOUIRED ' AT 400 C. FOR 1/2 " HR. IN AIR.
9. ROOM REQUIREMENTS: ORY,CLEAN FILTERED AIR, 2830 LITERS/HR/SYSTEM.
PROCEDURE
1. WAFERS ARE LOADED FRO PI CASSETTE 7a DEPOSITION ZONE.
W	 2. INERT HYDROCARBON CARRIER GAS TRANSPORTS COATING MATERIAL.
or	 3. AFTER DEPOSITION, WAFER TRANSPORTED VIA ' BELT TO INFRARED DRYING ZONE.
4. WAFERS ARE BAKED FOR 1/2 HR. AT 40O C. IN AIR.
5-'.^ AFEl O A DED -n T-fixTTE.- - -	
-
-	
INVESTMENTS	 - --
INVESTMENT NAME	 MAX. THRUPUT UNITS 	 X INPUT UNITS PROCESSED FIRST COST AVAIL. AREAgFT**2
LICUN MEL 11000 AUTDCGATER 	 D. Q'SEfi/HR	 100.0% $ 12TM.	 85.ax	 IOU.
OPTICAL REFLECTOMETER	 5400.00 SH/HR	 10040% $	 20000.	 B510%	 16.
LABOR
tDL=DIRECT LABOR PERSONS;TL=TOTAL: LAHUR'
NAME	 LABOR REQUIREMENTS BASE	 q PERSONS/SHIFT/BASE UNIT 	 THRUPUT/HR/PERSON % INPUT UNITS PROCESSED
- ____ -3PERATOR ' z TL10 MODEL IIUUO TUTOZOATER	 -	 1.QDDE+96
94AINTENANCE	 ZICON MODEL 11000 AUTOCOATER	 2.500E-01
. --	
5. DmE`41-
-	 -'-	 SUPPLIES /EXPENSES - -
EXPENSE NAME	 FIXED PART	 VARIABLE PART	 UNITS	 BASE
MI'T'T	 `-1.D0OF+01 KWH.	 PER AVAILA	 -HOUR Ok- ZiCON MODEL 110 00
VAPOR CARRIER	 0.0	 3.000E-01	 $	 PER AVAILABLE INVESTMENT-HOUR OF ZICON MODEL 11000 AUTOCOATER
IN-HOUSE SPRAY-ON AR COATING	 .	 -IaDd6E=03- -C754T PER INPUT UNII. X URI IS=
Figure 25. Process parameters - antireflect:ion coating, spray--on.
by reacting AgNO3
 with NaPO 3-stabilized metaphosphoric acid (HP0 3). The pre-
cipitate was dried, crushed, and ground to pass through a 325-mesh sieve. An
"off-the-shelf" silver powder was mechanically blended with the AgPO 3 powder
to yield 95 wt pct Ag-5 wt pct AgPO 3 . This mixture was suspended in a
cellulosic-type organic vehicle and screen printed using a newly designed
pattern containing two rows of 0.2-cm--diam dots. The dots were fired onto
the same silicon material, i.e., n-type, (100), 5 x 10 19 /cm 3 . as that used for
the evaluation of the commercial inks. The lowest test firing temperature
was 500°C, since the AgPO3 melting point is 485°C and a contact angle of 8'
was found for AgPO 3 on silicon when fired for 2 min at this temperature. A
summary of the results for 5--min firings at 500% 600°, and 700°C is shown
in Table 4.
TABLE 4. SPECIFIC CONTACT RESISTANCE OF Ag-AgP0 3 METALLIZATION*
Firing	 Specific Contact
Temperature	 Least Square Fit, 	 2	 Resistance
(°C)	 y = b + mx	 r	 Q-cm2
500	 y = 39.88 + 122.56 x	 0.49	 0.65
600	 y = 6.55 + 32.54 x	 0.29	 0.11
650	 y = 17.44 + 6.94 x	 0.17	 0.28
700	 y = 24.15 —	 2.12 x	 0.34	 0.39
*Dot-to-dot spacing ranged from 0.6 to 1.9 cm, center-to-center.
Gold wire Kelvin connection was used for resistance measurements.
Specific contact resistance, p c , = 1/2 b times dot area.
Determination of the least square fit is based on at least four test
points. The lowest specific contact resistance was found to be 0.11 Q--cm. 2 at
600°C. However, the poor correlation in each case suggested that the metal--
to--silicon contacts are spotty in nature. Angle lapping and metallographic
examination disclosed two contributing causes for the poor correlation: gaps
in the physical contact between metallization and silicon and voids in the
metal. The gap does, however, decrease with increasing temperature, and, most
important at the highest temperature, there is no evidence of metallization
penetration into the silicon. The high density of voids present in the
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metallization also contributes to an apparently high specific contact resis-
tance. Closing of the silicon-to-metal gap and reduction of voids in the
fired film will result when changes are made in the silver and AgFD 3 particle
size distribution and relative amounts of each.
We believe this is an area very worthy of continued attention.
In our cost estimates we have assumed this technology has been developed,
and we use ink costs as they exist today. For this metallizing step, cassettes
with silicon wafers arrive on carts from the preceding test station (i.e., that
following n--p junction formation) and the cassettes are manually placed into
the loader adjacent to the screen-printing machine. The loader automatically
feeds silicon wafers into the screen printer which applies the.particular
metallization pattern. This sequetice requires three printing and drying opera-
tions prior to firing: first the back, then the collecting grid, and then the
bus bar on the front.
Detailed evaluation of the technique using printing pastes based on
silver, aluminum, and nickel have been carried out from technical and cost
viewpoints. The minimum cost of typical Al and Ni pastes ($1.901troy ounce)
is lower than that of Ag paste ($5.42/troy ounce based on the December 1976
market price for Ag). All three pastes shrink close to 50% on drying and
firing. The electrical conductivity of a fired coating depends on the paste
composition and the firing conditions, and has been assumed in all calcula-
tions to be one--half of the bulk conductivity for Ag and one-third for both
Al and Ni,. For comparing various metallizations, it is important to point
out that simply changing metal thickness to provide equal conductivity is not
the appropriate course. The metals all cost different amounts and have dif-
ferent conductivities, and the optimum thickness must be determined from
minimizing the overall system $/W.
The cost optimization factor (F) with respect to AS is
Factor for
	 p	
1/2
M
optimizing	 pAg
pattern	 $c'm M	 /2.
thickness	 $cm-3
AS
where M refers to any fired metal paste and AS refers to the fired Ag paste.
1
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Compared with Ag, the optimum Al thickness is 4.22 times as thick and
the optimum Ni is 6.63 times as thick. The actual thickness of the optimum
Ag pattern is derived below.
As can be seen in the cost summary (Fig. 2), the total cost for the
metallization step is on the order of 10q/W. The process parameters for the
front and back metallization are .shown in Figs. 26 and 27.
b. Metallizing by Niekel/So Mer Deposition
(T) Basic Process - Because of its seeming cost effectiveness, a cost estimate
has been completed for this alternate metallization process for the purpose of
comparison with other methods. Several techniques and process combinations of
metal depositions by plating are possible. The process sequence selected is
based on well-established electroless plating and solder deposition technology.
Essentially, a thin layer of electroless nickel is selectively deposited on
both sides of the cell., followed by sintering to create a nickel silicide with
good ohmic contact, electroless plating of one additional nickel layer, and,
finally, deposition of molten tin--lead solder to provide an ample thickness
of metal for good conductance. The entire process is an almost fully automated
batch operation where unit lots of 1000 wafers are processed automatically on
a continuous basis requiring a minimal amount of labor.
(2) Outline of Processing Sequence
1 Deposition of Mask pattern
• Screen print a reverse metallization pattern of organic
masking material on the cell front side to protect 95°
of area. Leave the cell backside exposed.
• Pass the wafers through a drying oven to evaporate
solvent material from the masking material.
2 Surf ace Cleaning
• Immerse the wafers in mild oxidizing solution to remove
organic impurities from the exposed surface without
affecting the mask coating.
• Rinse in deionized water.
• Dry mechanically.
3 Sensitization and Complexiug
• Sensitize in bath of PdC12 (activator)-HF--CH3co2H.
• Rinse in deionized water.
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PROCESS FARAMEiERS:YHI^K A6 METAL-FONT:Ai1T0 01/20/',!7 16:15:43 PAGE 53
ESTIMATE DATE:61/12/77 BYYERNER KERNS X20944, RCA.LABS• 03-076	 CLASS:METALLIZATION
CATEGORY:PROCESS DEFINITION	 TECHNOLOGY LEVEL:FUTURE	 MATERIAL FORM:38 WAFER.
	 _ _	 _ _
	
T-rWU-fT1NI_-S` nTS OG-PUS UN :SHE TS	 TRANSPORT	
_
	
50	 AF
	
IN:  YER CASSETTE
	 TRANSPORT OUT:500 WAFER CASSETTE
PROCESS YIELD: 99.01	 YIELD GROWTH PROFILE_: 0
SUBPROCESS USED:SCREEN PRINT WAFER REWORK'
INPUT UNIT SALVAGE FACTOR: 0.0
	
FACTOR GPN: U	 SALVAGE OP TION:VALUE INS
PERFORMANCE FACTORS-I(R)/I(SC)* 1.000000E+00 	 V(R)/V(OC): 1.000000E+00 	 F(R)/F: 1.000000E+00
INPUT UNIV^1-	 0.	 0.	 0.
FLOOR SPACE9FT*02:
	 0o,	 _0.	 0.
DESCRIPTION:SCREEN PRINTING AND SINTERING CONDUCTIVE NETWORK-FRONT
ASSUMPTIONS:
1. 3' DIAMETER WAFEe912-14 MILS THICK9(100) ORIENTATION^P-71PEt 1-5 OIiM-CM.
2. BACK METALLIZATION PATTERN MUST BE SCREEN PRINTED FIRST.
3. AG PASTE: 55.121TROY OZ. = 5.1743/GMs 80% AG. WHEN AG COSTS $4.S0/TROY OZ.
DENSITY OF AG PASTE=3.75G/CM**3. (31.16=1 TROY OZ.)
2:1 RATIO FOR INK THICKNESS TO POST FIRING AG THICKNESS.
4. FRONT AG FINE GRID: 5% COVERAGES 17 MICRONS THICK AFTER FIRING.
5. FRONT BUS BAR: 1% COVERAGE, 170 MICRONS THICK AFTER FIRING.
S. SCREEN PRINT & DRY SYSTEM:
ITEM	 COST	 POWER	 COMMENTS
LOADER	 10.7K	 1KW	 INSERTS WAFER INTO PRINTER
O	 PRINTER	 24.4K	 1KW	 PRINTER APPLIES PATTERN
COLLATOR10.01(	 1K W 	 FORMS PARALLE L ROWS FOR DRYER.
DRYER	
__ 
2'0.017•- IDK 1W--bRTETTNl(Tb PREVENT SPEARING.
RELOADER	 14.7K	 1KW	 RELOADS WAFERS INTO CASSETTE.
CASSETTES	 4.0K	 -	 HOLDS WAFERS FOR PRINTER.
TOTALS	 83.81C	14KW
••* *****NOTE: $125KESTIMATED FOR ADVANCED SYSTEM.
7. SCREEN P_R_I_NT 6 FIRE SYSTEM.:
ITEM	 COST POWF R ^ONMENTS
LOADER	 10.7K	 1KW	 INSERTS WAFER INTO PRINTER
PRINTER	 24.4K	 1KW	 PRINTER APPLIES PATTERN
COLLATOR	 10.OK	 1KW	 FORMS PARALLEL ROWS FOR DRYER.
DRYER	 20.0K	 1OKr	 DRIES INK TO PREVENT SMEARING.
FURNACE
	
_	 45.OK 15KW 	SINTERS PATTERN AT 550 C._
RELOAOER	 14.71(	 1KW	 RELOADS YAFEF.S INTO CASSETTE.
CASSETTES
	
4.0K	 -	 HOLDS WAFERS FOR PRINTER.
TOTALS 128.aK	 29KY
­ ------NOTE:  S200K ESTIMATED FOR ADVANCED :iYSTEM.
5. BELT-)CASSETTE LOADER CAN DO 6000 WAFERS/HR.
9. SCREEN AT 123, REPLACED 3 TIMES PER DAY FOR FENE GRID.
SCREEN IS REPLACED -2 TIMES PER DAY FOR BUS BAP. SYSTEM.
SQUEEGES AT S.40• REPLACED ONCE PER HOUR.
Figure 26. Process parameters - front metallization.
PROCESS PARAME ME	 THICK AG METAL-FRONTiAUTO
 04/iB/77 09:51224 PAGE 53.1
_	 _	 -- - ---	 - - PROCEDURE	 `--
1. OPERATOR LOADS CASSETTE FROM BACK METALLIZATION STEP INTO LOADER.
2.	 SCREE	 P INT & DRY SYSTrri APPLIE9 FINE R-rD
OPTICAL SCANNER VALIDATES PATTERN. 10% REJECT ESTIMATE.
3. OPERATOR LOADS CASSETTE FOR SCREEN PTINT & FIRE SYSTEM.
4. SYSTEM APPLIES FRONT BUS BAR & FIRES. (SEPARATE PRINT STEP NEEDED SINCE PATTERN IS THICKER THAN FINE GRID.)
OPTICAL SCANNER VALIDATES PATTERN 3rFURE FIRING. ' 1% BUS BAR REJECTS £STIMATtp.
REJECTS ARE LOADED INTO A CASSETTE BY BELT->CASSETTE STACKER FOR REWORK.
INVESTMENTF_
INVYTT04T NAME	 AA. THRUPUT UNITS	 % INPUT UNITS PROCESSED	 FIRST COST	 AVAIL.	 AREA 9FT**2
SCREEN PRINT & DRY SYSTEM-2 	 1890.00 SH/HR 111.0%	 $	 125000.	 80.0%	 1600.
OPTTUE SCANNER	
-	
1Bh0:O0 SH/HR 111.0%	 S	 5000 p .	 80.Ox	 16.
BELT->CASSETTE STACKER	 1800.00 SH/HR 111.0%	 S	 15000.	 80.4%	 0.
SCREEN FURT 97 r'IRE'
	 -2	 1 0	 6' STI/HR 101. 0% 	 S ,	 900000.	 80.0%	 1600.
OPTICAL SCANNER	 1800.00 SH/HR 101.0%	 S	 54000.	 80.OX
	 16._	 _
__^ELT :^3CASSETTE STACKER	 1860.00 SH/HR 101.0%	 S	 1000.	 80.0%	 0.
LABOR
	
-
(DL=DIRECT LABOR PERSONSvTL=TOTAL LABOR PERSONS)
LA909 RLUOIREMENTSTTASE If PERSONS /SHIFT/BASE UPtT	 THRUPUT	 _
HOURLY OPERATOR	 SCREEN PRINT 4 rRY SYSTEM-2 2.000E^01
HOURLY OPERATOR
	
SCREEN, PA -1-NT-1FIRE SYSTEM -2 2.900E-01	 -`-	 --
MAINTENANCE	 SCREEN PRINT R DRY SYSTEM -2 2.000E-01
- KWINTENANCE	 SCREEN P_RIVT JF 17 TRE SYSTEM-2 2.000E-01	 ^-	 -
.4AINTENANCE	 OPTICAL SCANNER 1.000E-42
DTI-
	OL -"	 -^ " 1.000E-01
	 -
-'^i1TAUAL SUPPLIES/Ex3ENSE5-
EXPENSE NAME
	
vIKED PART VARIABLE PAR) UNITS
	
BASE
-ELECTRICITY	 '--`-(i.0- 1.400E+01 KWN.	 PER AVAILABLE INVESTMENT-_RUUE -OF -SCR	
-2
ELECTRICITY
	
0.0 2.900E+01 KWF+.	 PER AVAILABLE INVESTMENT-HOUR OF SCREEN PRINT & FIRE SYSTEM-2
cLECTRTCITY	 --`-!:'O--' 1.000E-01 'KWH.	 PER	 AVAILABLE IFIV£
SCREENS	 0.0 2.9ROF+00 $	 PER AVAILABLE INVESTMENT-HOUR OF SCREEN PRINT & DRY SYSTEM-2
CREEN5	 0. "" 1.920E+00 5	 PER AVAILABLE INVESTMENT-R6Ult
- SQUEEGEES	 C.0 4,000E-01 $	 PER AVAILABLE INVESTMENT-HOUR OF SCREEN PRINT & DRY SYSTEM-2
- a^`n ti	 EGEES	 II.""' 4.000E-01 $	 PER AVAILABLE INVESTMENT=q' 10T
SOLVENT-INK	 0.[. 1.440E-01 CM**F	 DER INPUT UNIT.	 X UNITS=	 111.0%
b
-SULVEaT- INK	 -" " -"`0:J` 1.440E-01 CM**3	 PER	 INPUT UNIT. Y'-U
	 =
O THERNOCOUPLEvETC.
	
O.0 6.060E-04 $	 PER INPUT UNIT. x UNITS=	 111.0%
-TH€RMOCOUPLEsETC. 	 -0:-t' 6.rt50E-04
-
3	 PER INPUT UNIT. X U'IITS	 ^b3^OR
INK AG-FRON',	 F INE GRID	 0.0 3.920E-03 $	 BER	 INPUT UNIT. Y UNITS=
	
100.4%
--M9_A'G-FRONT FINE GRID LOST"-IfTT] 1.600£-03 $	 PER INPUT UNIT. % UNITS= ___T". X-"	 -
^y
c
IN 	 AG-FRC'^JT	 BUS	 8AR	 0.O
-
9.950£^03 $	 PER IVPUT UNIT. X UNITS= 	 100.0%
;!IR__AM'=FRONT BUS BAR Lf?S7
- 0.0 3.760E-0? $	 P=R INIPUT UNIT. X	 -
" Figure 26.	 Continued.
PROCESS PARAMETERS:THICK AG METAL-BACK:AUTO 	
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ESTIMATE DATE:02/03/77 BY:VERN£R KERNr X2094v RCA LABSI 03-076
	
_	
C14SS:HETALLIZATION
CATEGORY:PROCESS CEFIAITION	 TECHNOLOGY LEVEL:FUTURE
	 MATERIAL FORM:3- WAFER.
INPUT UNIT:SHEETS	 OUTPUT UNIT:SHEETS
	 W	 TRANSPORT IN:500 SHEET CASSETTE
	 TRANSPORT OUT:500 SHEET CASSETTE
PROCESS YIELD: 95.0%	 YIELD GROWTH PROFILE: 0_
INPUT UNIT SALVAGE FACTOR: 0.0	 FACTOR (;P#: 0	 SALVAGE OPTION:VALUt; INS
PERFORMANCE FACTORS-I(R)/I(SC): 1.000000E+00 	 V(R)/V(OC): I.ODGODOE+OD
	 F(RI/F: 1.000000E+00
INPUT UNITS:	 0.	 D.	 0.
FLOOR SPACEgFT** 2: -	 0.	 0.	 O.
DESCRIPTION:SCREEN PRINTING AND SINTERING CONDUCTIVE NETWORK-BACK
-	 ASSUMPTIONS:	 -
1. 3" DIAMETER NAFER 9 12-14 M_I_LS THICK_tC100)_ORIENTATIONaP-TYPE9 1-5 OHH-CM._
2. BACK METALLIZ ATION PATTERN MUST BF SCREEN PRINTED FIRST.	 -^
3. AG PASTE_: 55.42/TRGY O 2. = 5.17 43/GM y ROX AGi WHEN AG COSTS 54.40 /T40Y OZ.
DENSITY OF AG PASTE=3.75G/CM**3. (31.10 =1 TROY OZ.)
2:1 RATIO FOR INK THIC KNESS TO POST FIRING AG THICKNESS._
NOTE: 5 6ILS THINNEST - LINE POSSIBLE. WIDTH GREATER THAN OR EQUAL_ TO 4 TIMES THICKNESS..
4. BACK AG GRID: 25X COVERAGES 8.5 MICR ONS THICK AFTER FIRIV5.
5. SCREE14 PRINT F. FIRE SYSTEM:
_ ITEM	 COST	 POWER	 COMMENTS
LOADER	 10.7K	 1KW INSERTS WAFER INTO PRIP:TFR 	 ^	 J'
PRINTER	 24.4K_,	 11W 	 APPLIES PATTERN 
COLLATOR	 10.OK 1KW FORMS PARALLEL ROWS FOR DRYER.
DRYER	 20.0K	 IOK'a	 DRIES INK TO PREVENT SMEARING.
FURNACE	 45.DK	 15KW	 SINTERS PATTERN AT 550 -C.
RELOADER	 14.7K	 1KW	 RELOADS WAFERS INTO CASSETTE.
CASSETTES	 4.0K	 -	 HOLDS WAFERS FOR PRINTER._
TOTALS 128.8K	 25K4
*******uOTE: 320OK ESTIMATED FOR ADVANCED SYSTEM.
S. BELT->CASSETTE LOADER CAN DO 60D O WAFERS/HR.
7. SCREEN AT 123, REPLACED 2 TIMES PER DAY.
SOUEEGES AT $.401 REPLACED ONCE PER HOUR:
5. OUST C; 9.SX BACK REW6R 'R " IGNORED.
9. FIRING OF EACK NCECED SO TFAT PASTE IS NOT REMOVED IN CASE OF F OONT GRID REVORK.
PROCEDURE
1. OPERATOR LOADS CASSETTE FROM PREVIC09 STEP INTO LOADER.
2. SCREEN PRINT & FIRE SYSTEM APPLIES BACK GRID.
OPTICAL SCANNER VALIDATES PA TTERN.	 O.SX PEUECTS REWORKED. ^~
REJECTS ARk LOADED INTO A CASSETTE BY BELT->CASSETTE STACKE9 FnR RENORK.
CA3.	 SSETTE TRANSFERRED TO FRUNT -Mtt ALLI7ATION PROCESS. µ
4. REJE CTS ARE REWORKED 3 RECYCLED.
INVESTMENTS
INVESTMENT NAME	 MAX. TNRUPUT UNITS	 % INPUT UNITS PROCESSED FIRST COST AVAIt. AREbsFT+*2
SCREEN PINT F FIRE' SYSTEM -2_	 18011.00 SH / HR 100 . 5% 5	 200000. 10.0X 1 606.-
UPTICAL SCANNER1800. 00 SH /HR 100.5% $	 50000. SO."
__ ,,.y
160
6ELT->C ASSETTE STACKFP 	 180O . 00 SH /HR 100.5% $	 ISOD6._ , PO.OY 0.
.	 Figure 27.
	
Process parameters - back metallization.
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LABOR
(DL=DIRECT LABOR ° C RSONc:TL=TOTAL LABOR PERSONS)
ice-	L A E 6 P
	
2	 3 BASE	 9 PERSONS/SHIFT/BASE UNIT
	 THRUPUTIMP	 X INPUT UNITS0 SS
HOURLY OPERATOR	 SCREEN PRINT R FIRE SYSTEM-2
	 2.000E-01
MAIN £NAitE
	 SCREE?CPRINT T. FIRE SYSTEM-2
	 2.000E-01
MAINTENAICE
	
OPTICAL__SCANNrR	 1.000E-02
FORERAA	 OL	 1.000E-01
ANNUALSUPPLIES/EXPENSES
EXPENSE NAME_ FIXED PART
	 VARIABLE PART	 UNITS	 BASE
^L^TR-fCITY	 0.0	 2.900E+q1
	
KWH.	 PER AVAILABLE IN'V	 T-HOUR OF SCREEN PRINT S FIRE SYSTEM-2
ELECTRICITY	 0.0	 1.000E-OI
	
KWH.	 PER AVAILABLE INVESTMENT-HOUR OF OPTICAL SCANNER
SCR E NS	 0.9	 1.920E+00	 $	 PER AVAILABLE INVESTMENT-RUN— 	 OF SCREEN PRINT B FIRE SYSTEM-2
SQUEEGEES	 0.0	 4.000E-01
	
x	 PER AVAILABLE INVESTMENT-HOUR OF SCREEN PRINT S FIRE SYSTEM-2
SOLVLNl---lNR	 -	 0.	 — --	 1.440E-5'1 C14++3
	
PEft INPUT -"(1M. x	 = 1 1.0
THERMOCOUPLEiETC•	 000	 6.060E-04	 E	 PER INPUT UNIT. % UNITS= 101.0%
INKAG TA N  GRID
	 ^' 0.0	 1.280E-02 $	 PER INPUT UNIT. % UNITS=  i .OX
INK AG-BACK GRID LOST	 0.0	 5.380E-07t
	 E	 DER INPUT UNIT. r UNITS=	 0.5%
i^
^i	
Figure 27. Continued.
`	 • Complex in bath of H 0--C3H7OR (wetting agent)--NH OH
(neutralizer) -NH4Cl ^(complexant).
4 First Plating and Mask Removal
• Immerse in bath containing MCI 25 NaH2PO2 , Na3C6HSO7 , NH4GilNH40H, and H2O.
• Plate at 80°C for 45 s to deposit: a P-containing Ni film
of 500 to 750 X thickness.
• Rinse in deionized water.
• Remove organic mask coating by solvent extraction,,
5 Sintering
• Transfer the wafers onto conveyor belt and into furnace.
• Expose to 550° to 600 °C in an atmosphere of N 2--H2 to
create nickel silicide.
6 Nickel Stripping
• Immerse in HNO3.
• Rinse in deionized. water.
• Apply light oxide etch in HF -NH4F-H2O solution.
• Rinse in deionized water.
7 Second Plating
• Re--immerse in nickel plating bath to deposit 0.3 to 0.5 pm
of Ni (P).
• Rinse an deionized water.
8 Fluxing and Solder Deposition
• Immerse in flux solution.
• Drain, dry, and preheat the wafers.
• Introduce into 5% Sn-95 % Pb solder bath at 350°C.
• Hold in bath for an optimal residence time.
• Withdraw at a controlled velocity.
9 Final Cleaning
• Remove flux residue by immersion in ultrasonic cleaning
bath.
o Rinse in deionized water.
• Dry mechanically.
(3) Cost Estimation - Estimates of production cost were based on the assumption
that I x 108 wafers of 3-in. diameter are to be processed in a three--shift,
24--hour operation of 345 days per year. Unit batches of 1000 wafers would be
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processed automatically through the process sequence outlined in the previous
section. Calculation of the time requirements for each process step indicates
that five separate production lines operating in parallel would be required,
each line producing 2 x 10 7 wafers per year. Not considering the yield factor,
cost per wafer has been computed as approximately $0.30, of which.64l accounts
for materials, 19% for equipment, and 17% for labor. The product yield is
estimated to be no better than 95% due to the Large number of process steps.
It is quite obvious from these figures that this method of metallization is
considerably more expensive than the screen-printing process, as had been
predicted from preliminary estimates.
e. Metal Thickness - A central goal of the analyses performed under this
contract is the maximization of the cost effectiveness of every step in
module fabrication. The attainment of that goal requires the simultaneous
minimization of cost and maximization of power delivered within the con-
straints that may be unposed by the technologies used. The analytic procedure
described here provides a general, quantitative framework for such .optimiza-
tions. This procedure begins by the careful characterizations of the two
contributing factors to the $/W cost (a) the cost per unit area for every
"step" and (b) the power loss associated with each step. It turns out that
the different characters of these two factors have a profound impact on the
optimization. The notion of a succession of independent "steps" forming a
complete module is vital., experience shows that many fabrication process
steps are independent to the first order and that those processes which inter-
act strongly can be grouped into a single "step" that can be analyzed as a
whole. For example, the fine grid metallization pattern can be optimized
without reference to the junction characteristics and the bus bar can be
analyzed independently of the fine grid pattern under most conditions.
This procedure is derived and applied to the important problems of fine
grid and bus bar metallizations where the effect is dramatic. It is extremely
important to maximize the performance of the system, and additional costs such
as adding considerable AS to recover a few percent of system performance can
be cost effective. Below we will derive the criterion.
These applications provide instructive design specifications and indi-
cate the generality of the basic approach. Among the other "steps" that may
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be amenable to this type of analysis are the quantity and quality of the Si
itself.
(1) General Derivation - The quantity to be minimized in, all cases is the
total cost per watt
$ = K	 (1)
W G
o
where K = total cost per unit of module area and G o ° output power per unit
of module area. We first treat the cost factor and show the nontrivial, result
that it may be expressed as
n
K W E C^	 (2)
J=l
where there are n of the independent "steps" in the entire fabrication process
including the silicon cost, and the C. are a set of effective step costs per
unit area that are, in general., not simply the individual step costs.
Equation (2) is proved by the following argument. Let D = total cost of
fabricating p cm  of complete meaules that have cell coverage fraction c so
that ^Ap = total cell area. Then we separate the steps into two groups, those
involving the full module area and those involving aLJy the cell area
D = A
	
1 n + FI — -j. • . • +	 ki	 for module steps
P Y 	 Y  Yn-1 	 Yn .,. 
Yi
+ ^Ap Y ki:lY
	
+ ••• + Y kl . Y
	
i	
for cell steps
n	 --1
	 n	 1
where ki = actual cost/unit area of performing step i and Yi = yield of step i.
This shows the well-known impact that each yield factor has on all preceding
steps. Now we define
----- for all module stepsY	 °.C	 n	 j
^	 k
Y--	 for all cell steps	 (3)
n	 j
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Since K - D/Ap , these definitions lead to Eq. (2) and show quantitatively what
the C  are. To deal with any individual step m, we simply subtract out its
cost contribution per unit module area
	
KT = K - m	 (4)
Next we treat the output power density of the module G o byrdl.ating it
to G, the power density potentially available.
Go
 = FG	 (5)
where F is a fraction that may exceed one, depending on the choice that is
made for G; that choice is quite arbitrary and might correspond to a 10%
module efficiency or any other convenient value. The feature of major im-
portance here is that F is generally the cumulative product (not sum) of the
individual step factors
n
F=IT
	
f j	 (6)
where each f  must rbe self-consistently defined as the fraction of potentially
available power that is actually obtained after step J. (These f  are the
same as "Performance indexes" in our first report.) To deal with an individual
step m we now must separate it by dividing by its performance contribution
	
F1 = f
	
(7)
m
Now using these relations in Eq. (1)
	
$ _ K	 K	 1 K -E- Cm	 K'	 I + Cm/K
W G
	
TG 	 f	 - F I G 	f
	
o	 m	 m
	
K ,	 1 + icm
	
F T G	 f	 ($)
m
where Km = Cm/K' is the cost fraction of step m.
Equation (S) shows a result of first importance: every step-efficiency
factor fm has its fractional impact on the TOTAL cost per watt. This is a
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direct consequence of the multiplicative roles of the f  in contrast to the
additive contributions of the cost terms. In physical terms it says that any
loss in power must in effect be paid for by waking more complete modules. It
follows then that no step can be optimized properly by considering only its
own cost and performance; rather an equation of the form of Eq. (8) must be
minimized.
Next we develop the appropriate optimization conditions for Eq. (8). To
aid in this we introduce the fractional power loss associated w1th.any step
Xj
 = l - fi . Using this in Eq. (8) gives
$	 K'	 1 + Km
W F' G 
m
This is the form in which we minimize the $/W contribution of step m by dif-
ferentiating with respect to any relevant variable of step m. It is clear
that when such a derivative is set equal to zero, the prefactors K'/F'G always
drop out since by definition they cannot contain the variable of step m. Thus
only the term in brackets in Eq. (9) need be minimized. It is trivial to show
that the condition for minimization is
Z 
dKm _
	 1 dAm
l + K dx - l - a dx	 (IO}
m	 m
where x represents any appropriate variable for step m. In nearly all cases
that will be acceptable we will find that K m << I (i.e., Cm << K') and
Am << 1. Then we obtain the simplified approximate relation
dKm
	dAm	 (ll)
dx - - dx
We note also that in this approximation
1 ^ K' [1+ K +X ]	 (12)W — VG	 m m
and we can set K' "u K and V ru F.
This is the general procedure. It can be applied to every fabrication
step for which there is information enough to evaluate both K and X.
C9)
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(2) Application to Front Metallizations - The optimization procedure described
above is now applied first to the bus bar and then to the fine grid on the
front of solar calls by finding the optimum geometry for each that m ^mizes
the cost/W. We make use of a fortuitous result for these metallization steps:
the cell coverage fraction of the module, ti 0.83 and the product of -the
estimated yields for all steps following metallization is ti 0.87 so that in
Eq. (3) we find that Cm
 ti ^. Furthermore, the metallization process to be
evaluated, screen-printed Ag, has a cost that can be expressed as Cm
 ^ h +m
where the contribution h is independent of the amount of metal (it is basically
machinery and handling costs) and 
m 
is the volume of metal used, with 9 an
appropriate coefficient. So differentiating as in Eq. (11) with amount of
metal as the variable, causes the term h to drop out and only the metal cost
need be evaluated in Cm, hence Km.
The metal cost/cm2 = p v/A where p = price/cm3
 of metal in its final con-
dition (i.e., after firing) and A = cell area. But m = tam = tSA where
M ^ area of metal, t : metal thickness, and S = shadow fraction of metal on
cell. So
Cm = pst	 (13)
Km = pst/R'	 (14)
Before proceeding to specific power loss evaluations we note that our
calculations have been revised to optimize the $/W for performance averaged
over a day rather than just at solar noon. This reduces all resistive losses
by a factor of w/4.
First this optimization procedure is applied to the bus bar; we limit
consideration to a single, central bar for simplicity. It has already been
shown in Quarterly Report No. 3 [1] that when the fine grid line lengt}l  : is
determined (by cell size, for example), the treatment of the bus bar becomes
independent of the fine grid design. For the bus bar the only sources of loss
are the shadowing and resistive drop of the metal; it can be shown that there
is no way of simultaneously optimizing both the metal thickness and top shadow
fraction of the bus bar. This can be seen physically by the recognition that
minimum loss for any metal volume would lead to zero shadow fraction
I
bar width) and infinite thickness. Therefore, one additional constraint must
be imposed on the problem. We choose this constraint as a condition that will
give the thickest line that seems printable. (The bus bar will have to be
printed sepdiately from the fine grid although they can be fired together.)
One way of achieving this thick-bar condition is to require that its thickness
t2
 always be 1/4 of the line width W. (Since the thickness shrinks roughly in
half during firing, this represents a thickness/width ratio of til/2 at the
printing, a reasonable upper limit on t2,)
The shadow fraction of the bury bar is S 2 = WAeff = A/L with L = bus bar
length. Thus, since W = 4t2
S 2 y 4t219,eff	 (15)
and from Eqs. (13) and (14)
Cm
 = pS2 t2 = 4pt 22/Zeff	 (16)
Km.- 4pt2/K'z ff	 (17)
d 
M 8pt2
so that	 dt FT
	
(18)
eff 
The fractional loss is the sum of shadow and line drop
i pm L2 	 4t2	 3 pm L2 	(14)Am
 = S 2
 + V S 2 t 2 3	 Qeff + V 4t2 3 Jeff
2
where pm
 metal resistivity. Then
P
dtm	
t4	
13	 V
(- 
	6m L2^'eff	 (20)
eff
	 t	 )
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Now invoking the optimization condition (11), we obtain an equation for the
optimum bar thickness t2o t
p
P
8P	 t2opt + Jeff - t31
	
V 6m L2Qeff r 0	 (21)
eff	 2opt
which roust be solved numerically. For a 7.6--cm (3-in.) wafer, h = 7.6, 2 eff --
6 cm. We take also 3/V = 0.05 (R--cm2)-1, p = $1.30/cm 3 and Pm = 3.2 x 10-6
9--cm for screen-printed Ag and K 1.= $0.0125/em2 (r-$1/W).. This leads to t2o tp
150 pm so that W Iv 0.60 mm and S 2 = 0.010. The total fractional loss due to
the bar is evaluated now by Eq. (19) giving Am = 0.03 while Eq. (17) gives
K = 0.015.
m
Next we treat the fine grid pattern using the same basic approach, but we
find the problem significantly more complicated because there are four power-
loss terms aside from the cost term. First we note that Cm and Km are given
by the same relations as for the metal of the bus bar, Eqs. (13) and (14). As
shown in Quarterly Report No. 3 [1], the fractional power losses are given by
	
J 	 2P s w2	Pc	 PmQ	 (22)Am
 = S1 + V 
S2 12 + Sl ± 3 Sltl
where w = the fine line width, P s = Si sheet resistivity (Q/G1),•Oc = metal-Si
specific contact resistance (2--cm2 ). (We have transformed the formulas of
Quarterly Report No. 3 to express all the losses in terms of S rather than the
line spacing d.) We fix w = 125 pm as the minimum printable width.
Now the minimization of $/W requires that we optimize both t  and Sl
simultaneously.. (In contrast to the bus bar case, this is possible here.) To
do this we use the form of $/W given by Eq. (12) and irinimize. CKm + Am) with
respect to both variables t1 and S1. Partial differentiation of CKm + 1m)
with respect to t1 gives, when set equal to zero, the first condition
	
k	 K' J'm
tlopt = S3 pV	
(23)
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This has the important consequence, when substituted into (K + A ), that
M m
PJp
KM.(cost fraction) = line loss fraction = Q^30
They are thus independent of S  and t  so now differentiation of (Km + Am) with
respect to S  gives the surprisingly simple equation for Slo t
P
2
3	 J J
(V6
P s;'^
Slopt	 V p c Slopt  _ 0 (24}
This is a remarkable result in that the optimum shadow fraction is independent
of the metal resistivity, length, price, and the module cost.	 In fact, when
PC 
is small. (a0-3 R-CM2)
211/3
Slopt _	 Pj (25)
so S 
	 varies as the cube root of ps.
The metal thickness, given by Eq. (23) once S  is found, is the only place
where the costs and other parameters of the metal are found. Other useful
consequences of these results are that varying the cell size has no effect on
Slopt and a simple linear effect on t lopt through !..
Taking again the example of the 7.6-cm wafer, with 2 = 3 cm:, J/V = 0.05
(Q-CM2) -1 and p s
 = 50 NO for the Si, p c = 10-3 Q -cm2 and using w = 125 pm, we
find S1 = 0.040. Then using the other parameter values given after Eq. (21),
K = 0.007 and tlopt = 16 um. With these optimized values of t  and S 1 we can
readily calculate Am = 0.068. (This entire optimization and evaluation is
performed numerically with a straightforward, computer program.)
Combining now the optimized contributions of the fine grid and the bus
bar
Tot = AZ + A 2 = 0.068 + 0.030 = 0.098 (26)
KTot _ K  + K2 = 0.007 + 0.015 
= 0.022
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so the performance penalties faroutwei.gh the cost contributions. These terms
are to be used in Eq. (12) to evaluate the cost/W contributions of the two
metallizations under optimum conditions.
An illustration of the use of these results appears in Fig. 28 for 7.6-cm
wafers with total :nodule cost per W as the independent variable. The lowest
curve shows the cost of the optimum amount of Ag to be used as the module or
system cost changes. It can be seen that for more expensive systems, it is
worthWhil.e to increase greatly the amount of Ag to obtain a gain in performance.
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Figure 28. Effect of total module cost in $/W (plotted logarithmically)
on. several. frout metallization parameters of 7.6-cm--diam, cells
with screen-printed Ag lines having straight, parallel sides.
The curve (A + K) is obtained from totals lute those in Eq.
(26) .
Another use of these calculations is in connection with the question of
how large should the individual cells be; this will become an important question
as large-area sheets become available. Apart from any other considerations, it
is clear qualitatively that as cell size increases, resistance losses will in-
crease and the amount of Ag needed per cm  will increase. It is necessary
therefore to determine quantitatively what impact those increases will have on
the $/W because they will have to be offset by potential benefits in handling
fewer cells (e.g., fewer interconnections in the module). We have calculated
the variation in optimum $/W as a function of cell size, using as reference a
$1/W module with 7.6-cm (3-in.) cells. The results shown in Fig. 29 indicate,
for example, that an increase from 3- to 5-in. (12.7-cm) wafers requires that
4% of the $/W must be gained elsewhere in the fabrication just to compensate
for the penalty arising from the front metals alone; the back contact metals
will undoubtedly add a few percent more penalty, but there is not sufficient
information available now for the quantitative evaluation. In our cost
summary we have used the'same amount of metal on the back as on the front.
See subsection D below for a discussion of cell size implications.
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RELATIVE TO 3" (7.6cm) CELL
(MODULE COST $I /W)
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Figure 29. Calculated penalty in $/W due to optimized cost,
and performance contributions of combined fine
grid and bus bar on cell front as a function of
cell, size. The penalty is shown, as a change
from a reference module cost of $l/W for all
cell sizes with the zero arbitrarily set at the
3-in. (7.6-cm) wafer.
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B. Junction Formation
Ton implantation is now a well-established process 34.11 the semiconductor
industry. Its application to the fabrication of.solar cells has been success-
fully demonstrated with reported AM-1 efficiencies in the 10 to 13% range
with higher efficiency expected in the near future. The major advantages of
ion implantation applied to high-volume production of solar cells are control,
reproducibility, and the elimination or reduction of wet chemicals and gases
required by other junction-formation processes.
In this section, a broad outline.is given of a proposed ion-implantation
process capable of the high throughput required for large-scale, low-cost
solar cell production.
First, it is assumed that advances in the development of ion implanters
will result in implant machines capable_of.producing 10-mA beams of both n and
p-type dopants in a sequential.operation. This is not an unreasonable assump-
tion since production machines are now.available which can deliver more than
2 mA of phosphorus. A 10-,mA machine.could-process approximately 100 cm z of
silicon area in I s, which approximately-equals the area of both sides of a
3-in.-diam wafer, so.that 3600.wafers could.theoretically be implanted in I h.
This calculation assumes dose requirements of 'Ul x 1015cm72
 of phosphorus
on the top side and 5 x 1014cm-2 boron on the back.
Since material consumption-is low using an ion-implantation process, major
cost reductions can be achieved by maximum use of automation. The system
described here processes 2000.3-in. wafers/h, a reduction from the 3600/h,
allowing-time for beam scanning.and beam.loss at edges. A.schematic block
diagram of one possible embodiment of such a system is shown in Fig. 30.
In this system wafers are manually moved to the implant station in two
500--wafer cartridges, and one is automatically transferred to 50-wafer cas-
settes. The two input chambers are air-locked and operate in "push-pull"
fashion so that no time is lost during transfer loading from cassettes to the
platens. The platens are designed to hold several wafers during implant and
to provide for a masked implant (planar junction) on the active side of the
cell and a full--area implant on the reverse side. It is assumed that the
input chamber pump-down time is I min. The platens then move, belt driven.,
from either chamber to the beam slit and are implanted from apposite sides.
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Figure 30. Schematic block diagram -- ion implantation and
junction formation. (Transfer to silicon boat
must include flipping wafers so that like sides
face.)
Wafer feed can.proceed in either.direction, so that when the first 50
wafers are done, the second-air-lock chamber begins to discharge wafers. Im-
planted wafers then move., again belt.driven, to the output chambers, where
the wafers are-transferred to cassettes and.then to silicon boats.
After implantation, junction_annealing.and drive-in.are required. The
silicon boats ride on a continuous belt through a multizone diffusion-furnace.
The time and temperature requirements for annealing and drive-in will vary
with the type of dopant used in the junction.formation. A typical sequence for
an n/p/p+ solar cell with phosphorus and boron dopants is 15 min at 1000°C
with temperature gradients before and after the 1000°C hot--zone to allow for
slow warm-up, cooling, and annealing-of the junction.
The process parameters for the ion-implantation step, diffusion step, and
inspection step are shown in Figs. 31, 32, and 33.
9. Process: Z Wafer Cleaning
This process is designed to assure.a clean surface on the silicon sheet
before it is started through the automated array process. it consists of a
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PRUCESS PARAMETERS: ION IMPLANTATION:2 SIDES 	 04/19/77 09:51:24 PAGE 29
ESTIMATE OATE:01/12/77 ~ EY:RCA ESTIMATES
	 CLASS:ION IMPLANTATION
CATEGORY:PROCESS DEFINITION	 TECHNOLOGY LEVEL:FUTURE	 MATERIAL FORM:3" WAFER.
INPUT N T:SH£ETS
	 OUTPUT UNIT:SHEETS	 TRANSPORT IN:500 SHEET CASSETTE
	 TRANSPORT OUT:SILICON BOAT
PROCESS YIELD: 99.0% _YIELD GROWTH PROFILE: 0
INPUT UNIT SALVAGE FACTOR: 0.0
	
FACTOR GP#: D	 SALVAGE OPTION:'FRACTION OF INPUT UNIT VALUE
PERFORMANCE FACTORS-I(R)/I(SC): I.O06GOQE+DO 	 V(R!,V(OC): 1.600000F+00	 F(R)/F: 1.000D00E+00
INPUT UNITS;0.
	
0.	 0.
FLOOR SPACE,FT**2:
	
_	
0.	 0.	 0.
DESCRIPTION:I0N IMPLANTATION-80TH SIDES
ASSUMPTIONS:
1. PROCESS FILLOWED PY DIFFUSION STEP
2. DOUBLt IMPLANTER. ONE IMPLANTER FOR EACH C IOE nF wAFEP.
3. FRONT SIDE OF ONE WAFER IMPLANTED SIMULTANIEOUSLY 'WITH BACK SIDE OF A SECOND WAFER.
3. 10 GAL/MIN OF COOLING 1iATER AT 20 DEG. C. NEEDED PER IMPLANTER.
2 ROCEDUR-
1. CARTRIDGE FeE0 SYSTEM FEEDING IMPLANTER_.
2. FIRST 114PLANTCR FEEDS SECOND IMPLANTER FOR BACK SIDE IMPLANTATION
3. SECOND IMPLANTER UNLOADS DIRECTLY INTO SILICON DIFFUSIION PORT.
ALTERNATE WAFERS ARE FLIPPED DURI pr. LOAD $0 THAT LTKE SIDES FACE.
INVESTMENTS
INVESTMENT NAME	 _	 MAX. THRUPUT UNITS
	
X INPUT UNITS PROCESSED FIRST COST AVAIL. AREA,FT**2
^TER(C)	 2000.00 SHjHR	 100.0% $._ ?00000. 85.0% 	 850.
LABOR	 -
(DL=DIRECT LABOR PERSONS .TL=TOTAL LABOR PERSONS)
LABOR R Ou R
	 TS ASE	 # PERSONS/SHIFT/BASE UNIT
	
THRUPVffMR/PERSON % INPUT UNITS PROCESSED
HOURLY OPERATOR	 106, IMPLANTER(C)	 4.ODDE-01__
MAINTENANCE	 ION IMPLANTER(C)	 1.700E-01
F OREMAN-
	
OL	 1.ODOE-01
	
ANNUAL	 SUPPLIES/EXPENSES
cX N NAME	
__	
^AlFT VARIABLE PART UNITS BASE
ELECTRICITY	 D.0	 4.000E+01
	
KUM.	 PER AVAILABLE INVESTMENT-HOUR OF ION IMPLANTER(C)
CLOUID	 R	 0.0	 1.060 +OA	 CM**3	 PER AVAILABLE INVESTMENT-HOUR OF ION IMPLANTER(C)
FILAMENTS/,INSULATORS 	 8.000E+03
	 0.0	 5	 PER AVAILABLE_ INVESTMENT-HOUR OF ION IMpLANTER(C)
WATER--COOLING	 0.0	 2.400E+06	 CM**3	 PER AVAILABLE INVESTMENT--HOUR OF ION IMPLANTER(C)
ION SOURCE GAS
	 0.0	 2.280E+00	 $	 PER AVAILABLE INVESTMENT-HOUR OF ION IMPLANTER(C)
OR ATVEST7rWf__5R LABOR	 5 ST" EM0_PART" IS MULTIPLIED BY NO. OF BASE UNITS PRESENT.
Figure 31. Process parameters - ion implantation.
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PROCESS­
 PARAMETERS: DIFFUSION
	
04118/77 09:51:24 PAGE 19
ESTIMATE DATE:01/12/77 BY:FRED NAYERi Y6334v SOMERVILLEt ZONE B
	 CLASS:DIFFUSION
CATEGORY:PROCESS DEFINITION	 TECHNOLOGY LEVEL:FUTURE
	 MATERIAL FORM:3" WAFER.
INPUT UNIT.SHEETS	 OUTPUT UNIT.SHEETS	 TRANSPORT IN:SILICON BOAT
	 TRANSPORT OUT:500 SHEET CASSETTE
PROCESS YIELD: 99.0%
	
YIELD GROWTH PROFILE* 0
INPUT UNIT SALVAGE FACTOR: 0.0
	
FACTOR GP#: 0
	 SALVAGE OPTION:FRACTION OF IN PUT UNIT VALUE
PERFLHMANCE FACTORS-I(R)/I(SC): I.00a0D0E+G0
	 VCR)/V(OC): 1.00000DE+00
	 F(R)/F: 1.000000E+00
INPUT UNITS:	 D.	 0.	 0.
FLOOR SPACEoFT**2:	 0.	 Q.	 00
DESCRIP7ION:DOPANTS ARE DRIVEN INTO SILICON 8Y HEAT TREATMENT IN FURNACE
ASSUMPTIONS:
1. 3" DIAMETER WAFERS 12-14 MILS [HICK:(100) ORIENTATTONiP-TYPE q
 1-5 OHM-CH.
2. DIFFUSION ' VIA ION IMPLANTATION DR DOPEd OXIDE.
3. COIN STACK APPROACH (NOT CONSIDERED) NEEDED FOR MORE VOLATILE SOURCES.
4. 40 MINUTE DIFFUSION TIME AT 1000 C. AND 90 MINUTE PREPROGRAHMED COOLING TO 750 C. + 10 MIN. HOLD AT AUCC. + AIR-OUENCH.
5. 250 SILICON BOATS] EACH 12_" LONG AND 4" WIDE AT $550 EACH NEEDED. 100 WAFERS/BnAT .  3 YR. LIFE.
6. FURNACE HAS 12" BELT S 1S+ HFAT 76TE1 55" COOLING SECTION( 20 1 LOAD/UNLOAD SECTION• 30 FTe/HR BELT RATE.
7. ALTERNATE WAFERS MUST BE FLIPPED SO THAT LIKE SIDES FACE.
8. P-SIDE A NO ti- IDt OF WAFER MUSF BF. EASILY DIFFERENTIABLE.
9. 100 WAFERS IN EACH INCOMING SILICON BOAT.
PROCEDURE
1. INCOMING WAFERS WITH DIFFUSION SOURCe -APPLIED TO BOTH SURFACES.
WAFERS HAVE BEEN LOADED INTO A SILICON BOAT BY PRECEDING STEP.
Ln	 2. BOATS PLA-CPU"'ONT6 RaVINC BELT FURNACE.
Oo	 3. DIFFUSION FOR 40 MIN. AT lOGO C.
T. FORCE AIR COOL OF QAFERS TO RDOM TEMPERATURE.
S. LOADER-FLIPPER TRANSFER OF WAFERS INTO 500 WAFER CASSETTE.
_	 INVEST__MEVTS
14VESTMENT NAM -
	
MAX. THRUPUT UNITS	 X INPUT UNITS PROCESSff FIRST COST AVAIL. AREAlFT**2
LINDBERG FURNACE-12" BELT	 9000.00 SH/HR
	 100.0% S _ 72000.	 95.0X	 800.
250 12"-SILICGN BCA75	 9000.00 5H/HR
	 100.6X 'S 237500.
	
95.0%	 0.
CASSETTE LOADER-FLIPPF
	 3000.00 SH/HR	 1DO.Ox S	 200006	 9500T	 04
LABOR
C L = D RECT LABOR T#! S- NSiTL`Y6TAL LABOR PER $ S)
NAME	 LABOR REQUIREMENTS BASE
	 V PERSONS/SHIFT/BASE UNIT	 THRUPUTA R/PERSON X INPUT UNITS PROCESSED
HOURLY OPERATOR LINDBERG FURNACE- 12" BELT	 1.660E+00
MAINTENANCE	 LINDBERG FURNACE-12" BELT
__
MAINTENANCE
	
CASSETTE LOADER-FLIPPER	 1.06^Zw0I
FOREMAN	 _  	 -5.000E-D2
ANNUAL	 SUPPLIES /EXPENSES
E FENS NAME ,-^.
	
FIXED PART VARIABL: PAR'( {l}NITS YSE
ELECTRICITY
	
_	 _	 0._0	 1.000E+02
	 KWH. __PER AVAILABLE INVESTMENT-HOUR OF LINDBERG FURNACE-^12N13ELT
WAF R-COOLING	 0.0	 B,ppUF+05 " CM**3 PER AVAILABLE INVESTMENT-HOUR OF LINDBERG FURNACE -12" BELT
NITROGEN	 0.0	 4.500E+07	 CM **3 PER AVAILABLE INVESTMENT -HOUR OF LINDBERG FURNACE-12" BELT
Figure 32. Process parameters - diffusion.
ems.- ,
PROCESS PARAV ETERS:POST IIFFUSIw INSPECTION:10%	 0f:!18/77 09:51:29 PAGE 32
ESTIMATE OATE:12/22/7E	 X32D7, RCA LABS, E-321A 	 CLASS:TEST
CATEGORY:PROCESS DE_F_INITION
	
TECHNOLOGY LEVEL:FUTURE
	 MATERIAL FORM:3" WAFER.
INPUT UNT ` M EETS	 ^iP07 lTi^3T:SHEETS	 TRANSPORT IN:500 5kE T CASSETTE TRANSPORT OUT:FOO SHEET CASSETTE
PROCESS YIELD: 99.OX	 YIELD GROWTH PROFILE; 0
INPUT UNIT SALVAGF FACTOR: O.D
	
FACTOR GP#: 0
	
SALVAGE OPTION:VALUE INS
PERFORMANCE FACTORS-I(R)/IQSC7: 1.00D00DE+00	 V(R)/VCDC): 1.000000E+00	 F(R)/F: 1.000000E+00
INPUT UNITS: _	 O.	 0.	 0.
FLUOR SPACE,FT**2:
	
0.	 07~	 0.
ASCRIPTION:POST OIFFUS DRAT PROBE RESISTIVITY MEASUREMENT:14n SAMPLE.
	 -
ASSUMPTIONS:
1. 3" DIAMETER WAFERI 12-14 MILS THICK9(100) ORIENTATTON*P-TYPE ♦ 1 -5 OHM-CH.
2. 100% 'WAFE
_
 5HSE C R S STIV TY Tr-ST.-
-	 -	 -	 PROCEDURE
1. OPERATOR LOADS CASSETTE INTO MACHINE.
2. WAFERS AUTOMATICALLY FED TO TEST EQUIPMENT.
3. WAFERS SORTED INTO MAGAZINE.
	
_	 INVESTMENTS
INVESTMENT NAME
	
MAX. THRUPUT UNITS	 % INPUT UNITS PROCESSED FIRST COST AVAIL. AREA7FT**2
SILTEC WAFER SORTER-PROBE
	
1450.00 $1t/HR	 1040% 5 150000.	 80.0%	 200.
_	 LABOR
E 1)rwCT`-MMF7EIiSi N9 S fL =!
NAME	 LABOR REQUIREMENTS BASE	 K PERSONS/SHIFT/BASE UNIT	 THRUPUT/HR/PERSON % INPUT UNITS PROCESSED
HOURL Y 0 RAT6A -` _'7
	 --	 x.5001 "a1
/Ell
.	 MAINTENANCE	 SILTEC WAFER SORTER-PROBE 	 2.000E-01
ANNUAL	 'SUPPLILSILXPLNSLS
i -.._.  -- 
-	
-HOUR--
EXPcNSE NAME
	
FIXED PART	 VARIABLE PART	 UNITS	 BASE
Figure
 33. Process parameters —^	 	 param 	 inspection.
hot Caro's acid immersion followed by three cascade rinses in deionized water
and spin drying.
Caro's acid is.especially effective for eliminating any organic or
metallic contamination but does not remove particles such as silicon chips.
This step may not be necessary depending on the condition.of the incoming
wafers. It is included to show.what the costs of such a cleaning or etching
procedure can be if the system is automated. Process parameters are shown
in Fig. 34.
D. EFFECT OF SHEET SIZE ON MANUFACTURING COST
All of the analyses have considered 3--iu. wafers since t`he most.real-
istic projections could be made with equipment which exists to handle this
material. In this section we will estimate the effect of increasing the
wafer size to 5 in.
In the most optimistic (and unrealistic) case, we will assume that there
will be no increase in labor or capital cost per unit handled so that each of
the processes produces 25/9 W where it produced 1 W before. The material and
expense items in terms of $/W in general will remain the same. However, the
metallization cost will increase due to the increased current-handling require-
ments. We have calculated the optimum metallization pattern based on an over-
all system, of $1/W. The cost of the metal increases by $0.046/W. Figure. 35;
is a summary of this comparison. It is important to.emphasize.that the per-
formance of these larger cells is poorer, even in the optimized case, than the
3-in. cells, and, therefcre, there is a penalty to pay at the system level.
The performance is 2.3% poorer. Since the system is assumed to cost $1/W, we
will add this penalty, $0.023/W, to the cost of the array module. In this
"best case" analysis, the costs for array modules based on 3-ha. and 5-in.
wafers are almost identical.
A somewhat more detailed estimate is given in Fig. 36. In this case, we
assume that the cassettes handling the larger wafers have larger spacing
between cells and the wafers must be handled more slowly. It is clear that in
processes such as ion implantation, the rate of which is beam limited, there
is no change in the capital expenses. In each case we Have estimated the re-
duction in labor capital, materials, and expense. Again we must add $0.023/W
60
ii
i PROCESS PARAMETERS:SYSTEM "Z" WAFER CLEANING 	 04/18/77 09:51724 PAGE 2i
ESTIMATE DATE:01/12/77 BY:FRED MAYER t X63349 SOMERVILLE? ZONE B	 CLASS:CLEANING
CATEGORY:PROCESS DEFINITION	 TECHNOLOGY LEVEL:NEAR FUT URE MATERIAL FORM:3" WAFER.
INPUT UNIT:SMEETS	 OUTPUT UNIT:SHEETS	 TRANSPORT IN:500 SHEET CASSETTE
	 TRANSPORT OUT:5D0 SHEET CASSETTE
PROCESS YIELD: 99.0%
	
YIELD GROWTH PROFILE: 0
	 _	 _ _
INPUT UNIT SALVAGE FACTOR: 0.0
	
FACTOR GP#: 0	 SALVAGE OPTION:FRACTION OF INPUT UNIT VALUE
PERFORMANCE FACTORS-I(R)/I(SC): 1.0D6000E+0D _ . ___V(. R)1V(OC): 1.000809E+00	 F(R)/F: 1.000000E+00
INPUT UNITS:	 0.	 0.	 0.
FLOOR SPACE,FT* ► 2:	 0.	 0.	 D.	 - ----- --
DESCRIPTION: WAFERS ARE CLEANED IN SULP URIC/HYOROGEN PEROXIDE MIXTURE
ASSUMPTIONS;	
_..._,..
1. 3" :' IAMETER WAFERv 12-14 MILS THICKs(100) ORI ENT ATI ONrP-TYPES 1-5,OHM-CM.___
2. N0- : DOES NOT REMOVE PARTICLES (DUST,SILICON CHIPSiETC.)
3. 500 WAFER S/TE FLON CASSETTE	 _ _
4. 1 TEFLON BOAT PER TANK: 2 TANKS PER H000.
5. 7.5 CYCLES/HR X_ 2 BOATS/CYCLE X 5DD WAFERS/BOAT=7. 500 WAFERS/HR.
(B MIN. DRYING CYCLE IS LIMITING FACTOR.)
6. 1 OPERATOR REQUIRED FOR 2 HOODS.	 _--`
74 NOTE: SYSTEM COST ESTIMATED TO BE 530.050.
_ 
515,606 FOR BACKUP.
TOTAL SYSTEM C OST=5459000 WITH BACKUP.
PROCEDUPE
1. TEFLON CASSETTE FW UALLY INSERTED IN TANK (1 MIN.)
2. 7 MINUTES IN HOT CARDS ACID.
3. AUTOMATIC 'TkkNSFER TO 1ST CASCADE RINSE, 8 MINUTE RINSE.
4. AUTOMATIC TRANSFER TO 2ND & 3RD R INSES * EACH ABOUT 3 MINUTES.
5. AUTOMATIC TRANSFER TO HOT AIR TUNNEL. DRY FOR 8 MINUTES.
--	 INVESTME4TG
INVESTMENT NAME	 MAX. THRUPUT_UNITS	 X INPUT UNITS PROCESSED FIRST COST AVAIL. AREA*FT**2
SYSTEM "Z" STATI7N[} 	 7500.00 SH%HR	 100.0% 3	 45DR0.	 85.DX	 200.,
-	 LABOR	 -	 -	 -
(OL=DIRECT LABOR P I:RSONS:TL=TOTAL LABOR PERSONS)
NAME	 LAE ©R REQUIREMENTS BASE	 a PERSONS/SHIFT/BASE UNIT 	 THRUPUT/HR /PE RSON % INPUT UNITS PROCESSED
HOURLY OPERATOR _ SYST EM "Z" STATTON(P)	 5.300E-01
MAINTENA RICE 	 SYSTFM1! "Z" STATION(B)	 S.DODE-02
FOREMAN	 OL	 5.10OF-02
	
_	 ANNUAL	 SUPPLIES/EY.PENSES
LXPENSE NAME	 FIXED PART	 VARIABLE PART	 UNITS	 BASE
ELECTRICI TY 	0.0	 _	 3.590E-01	 KWH.	 PER AVAILABLE INV ESTMENT-HOUR OF SYSTEM "Z" STATION(B)
SULFURIC ACID O	 2.31DE-01	 GM.	 PEP INPUT UNIT. Y UNITS= 10D.OX
HYDROGE N PEROXIDE	 0.0	 2.1DDE-01	 CM**3	 PER INPUT UNIT. Y UNITS= LOD.OX
OE-I0)'12ED 'WATER	 0.0	 1.000E+06	 CM**3	 PER AVAILABLE INVESTMENT-HOUR OF SYSTEM "Z" STATION(B)
Figure 34. Process parameters - Z wafer cleaning.
3-in.
Cell
$/W)
Materials & Expense	 0.152
Labor Overhead
Interest Depreciation
	 0.112
5--in.
Cell
{$/W
0.198
0.040
System Performance
Degradation Cosa:	 0.023
Final Comparison.	 0.264
	
0.2611
Figure 35. "Best case" array module manufacturing.
coat summary, 3- and 5-in. cells.
for the reduction in panel performance. There is an increase of about 10% in
the manufacturing cost of array modules based on 5-in. wafers compared with
modules based on 3-in. wafers.
This result is due to the interconnect technology. In these panels, the
cells are interconnected with one contact at the rim of the cell. In the
event that numerous contact points are made within the cell area, the optimum
metallization design will change and this result can, be reversed. We have
not analyzed the effect on panel design, panel life, and panel performance
of these contacts to crossing the face of the cell. However, because of the
enormous cost of the metallization step in the present configuration, such an
analysis is surely appropriate.
E. FACTORY LEVEL OVERHEAD COSTS
In none of the manufacturing cost analyses presented above are factory
overhead, distribution, advertising, or profit considered. For the process
sequence, Ion Implantation (C) factory level overhead costs will now be esti-
mated.
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3-in.	 5--in.
Cell
	
Cell
($/W)
	
($/W)
Cleaning
Ion Implantation
Diffusion
Metallization
AR Coating
Test
Interconnect
Panel Assembly
& Packaging
0.003
0.029
0.009
0.094
0.011
0.012
0.016
0.089
0.264
0.002
0.026
0.005
0.132
0.007
0.004
0.010
0.089
0.275
J
Notes
Down linearly with radius
Labor down linearly, rest same
All linear decreases
Labor down linearly, metal up by 4.6q/W, machines same
Material same, rest linear decrease
Squared reduction in all costs
Linear reduction in all costs
Unchanged
Penalty due to
System Perfor-
mance Degradation	 0.023
TOTAL
	
0.264
	 0.298
Figure 36. Detailed array module manufacturing
cost estimate, 3- and 5--in. cells.
We have evaluated the factory level costs for two factories, one producing
50 MW/year and the other, 500 MW/year. A summary of these evaluations, which
appear as pig. 37, is given below.
50 *	 500 MW
Support Personnel	 0.035	 0.010
Cassette Depreciation.
	 0.002
	 0.002
Heating, Lighting, and Air--Conditioning	 0.004
	
0.003
Insurance (building & all capital) 	 0.002	 0,002
Local Taxes
	 0.005	 0.004
Factory Depreciation	 0.008
	 0.006
Factory Interest
	
0.014
	
0.012
Support Equipment Depreciation	 0.002
	 0.000
Support Equipment Interest 	 0.001
	 0.000
0.072	 0.039
The manufacturing cos y as a function of factory size is shown in Fig. 38.
50 MW	 500 MW
These costs are
	 0.264	 0.253
Total	 0.336	 0.292
It will be noticed that this entire factory and the capital equipment
are financed by debt. In order to remove considerations of debt ratio (% of
assets financed by debt) from an estimate of profit, we will assume the fol-
lowing relationship:
Net profit after taxes + after tax interest . 15%
Assets less accumulated depreciation.
For this manufacturing facility, the before-tax profit in the first year of
operations is then $0.05/W.
These estimates of the array module manufacturing cost, including factory
level overhead, have been done in considerable detail. In every case the finan-
cial assumptions have been made using data from a wide variety of sources, and
reasonable values reflecting the general industry have been assumed. This is
RCA's estimate of the cost, not RCA's cost.
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ION IHELANTATION (C)
Assumptions:
(1)	 3-in, wafers
(2)	 15% cell efficiency, 0.717 W/wafer,
(3)	 Overall process yields 82.2%
(4)	 Cafeteria run by outside firm using company facilitiea, but food company personnel.	 No cost to
factory other than cost of facilities (depreciation, allocated interest, and taxen).
(5)	 345 working days per year.
(6)	 Two 12-h shifts per day.
	
10% shift premium for night shift.
Work Schedule
Four groups of personnel; two for night shift and two for day Shift.	 Schedule is 4 working days,
3 days off, 3 working days, 4 days off.
Other schedules could also be inplemented. 	 Salaried people work a 5-day, 40-h week.
50 HW-YR 500 RSR/YR
INVESTHENT 0 $ S/W D S/W $ NOTES
PLANT:
process 54K ft 540CK 0.108 464K ft 464OCK 0.093 @ $100/ft2
Offices IOK ft2 600K 0.012 15K ft2 900K 0.002
Cafeteria 5K ft2 300K 0.006 25K ft2 15DDK 0.003
Array Storage O.Sk ft2 30K 0.001 4K ft2 240K 0.000 @ $60/ft2
Wafer Storage 10K £t2 600K 0.012 100K ft2 6000K 0.012
Chemical Storage IOK ft2 690K 0.012 100K ft2 6000K 0.012
Halnt. Shops 5K ft2 30K 0.001 50K ft2 3000K 0.126
TOTAL 95K ft2 7560K 0.151 758K ft2 64,040K 0.126
LAND 160K ft2 40K 0.001 1200K £t2 3aOK 0.001
Parking & Receiving 60K ft2 60K 0.001 400K ft2 400K 0.001
Office Equipment 20K 0.000 SOK 0.000
Purchased material 500K 0.010 1000K 0.002'
Inspection & q/C
Equipment
Hinicomputers for 2 250K 0.005 3 375K 01001
Payroll & HIS 1 weekCassettes 3500 350K 0.007 35000 350DK 0.007 production
GRAND TOTAL - 72,877K 0.458 - 133,705K 0,388
PERSONNEL
PLANT ADMINISTRATION
Factory Mgr 1 50K 0.001 1 80K 0.000
Asst. Hgr 1 40K 0.001 3 180K 0.000
Secretaries I lox 0.400 3 30K 0.000
Receptionist 1 lOK 6	 00 1 IOK 0.000
lndustrial Relations I 18K 0.000 5 75K 0.000
Sacretarita 1 lox 0.000 3 30K 0.000
Financial Services 2 60K 0.001 3 80K 0.000
Secretaries 1 10K 0.00D 2 20K O.00G
Accounting Services 2 45K 0.001 3 65K 0.000
Secretaries/Clerks 4 40K 0.001 8 80K 0.000
Computer Service 2 40K 0.001 3 60K 0.000
Computer Operators 1/shift 48K 0.001 2/shift 96K 0.000
Purchasing 2 45K 0.001 3 65K 0.000
Secretaries 1 lox 0.000 3 30K 0.000
FACILITIES
Guards 3/shift 144K 0.003 15/shift 720K 0.001
maintennnce 3/shift 20OK 0.004 15/shift 1000K 0.002
janitors 3/shift 100K 0.002 10/shift 8OK 0.000
Warehouse 1 25K 0.001 1 K 0.000
material Handlers 3/shift 144K 0.003 15/shift 720K 0.001
Dispensary 1/shift 60K 0.001 2/shift 120K 0.000
Industrial Engineering 10 250K 0.005 20 500K 0.001
Quality Control & Pur- 5/shift 360K 0.007 151shift 1080K 0.002
chased material Inspection
Support People 107 1719K 0.034 314 5146K 0.010
. .--- ---	 ---Aircct Labor Proceae '-' ----106-- W117 --0. 03 1 ----2-91 -- r3k'-13183K -	 ---620.027 ------
Indirect Labor Process 46 726K 0.014 406 6529K 0.013
TOTAL PEOPLE 259 3976K 0.080 1634 24,858K 0.050
MOSES
Cassettes, Depr. 87-SK 0.002 875K 0.002 4-yr life
Heating & A/C 113K 0.002 1065K O.OD2
Lighting 75K 0.002 600K 0.001 3W/ft2
Insurance 17SK 0.002 1018K 0.002 0.5% of asset value
Local Taxes 2$09 O.GD5 12;2K O.OD4 3% of plant and land
Factory Depr. 381K 0.008 3222k 0.006 20-yg life
Factory Interest 686K 0.014 5800K 0.012 9%
Support Equipment Depreciation 110K 0.002 204K 0.000 7-yr life
Support Equipment Interest 69K 0.001 128K 0.000 9%
Figure 37. Factory cost evaluations.
65
(s)
(C)
.5i
^,w
.4
.3
.2
.I
lu	 50	 500
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Figure 38. Manufacturing cost as a function of factory size.
For purposes of illustration it is interesting to assume a price for the
silicon material which has not been included in any of this analysis. We
assume silicon wafers are available for $20 to $40/M2.
500 MW/yr
Silicon cost	 $20/M2	 w $40/M2
Manufacturing cost
Factory level overhead
Yielded silicon cost
	
0.162/W
	
0.324/W
Profit	 0.05/W	 0.05/W
	
0.504/W	 0.666/W
We would like to assure the reader that the similarity between the goals
of the LSSA program and these results is completely coincidental. It perhaps
bespeaks the wisdom of the planners who established the goals in the first
place. A selling price of $0.50/W turns out to have been a very meaningful
goal. As further studies are conducted., this may turn out to be a transitory
coincidence as even lower costs are achieved!
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F. SHEET ALTERNATIVES
Assessing the state of the technology for preparing single-crystal silicon
sheet at this time leads rto the same conclusions as we have found previously.
Only wafers cut from Vzochralski--pulled ingots. will. be
 available in the quan-
tity and with the quality required by the near-term needs of the Automated
Array Processing Task of the Low Cost Silicon Solar Array Project. There is,
however, the ever-present question of cost. In the analysis above, the wafers
are assumed to cost $0.16 to $0.32/W and the resulting solar cell's are 15%
efficient. The effect of lower efficiency impacts the total system cost. If
we assume that the total system cost is $1/W, a 30% reduction in cell efficiency
increases the system cost by $0.40/W. Even if the material which provided this
performance were free, there is still a net increase in the system cost. At a
system cost of $0.50/W, such free material will result in a cost saving compared
with the higher assumed price of wafers. It seems that 15% efficiency is a
useful goal. Only Czochralski-pulled material and epitaxially gown layers of
single-crystal silicon have been able to demonstrate, cells of this efficiency.
Ribbon techniques have made steady progress during the year. Cells in
the 10 to 12% efficiency range have been fabricated in ribbon, material. How-
ever, before such material will be.suitable for the Automated Array Assembly
Task, several further advances will be required. The included particle count
must be reduced or the location at which the particles appear must be controlled
so that they can be removed from the active cell-area. The.residual, strain must
be reduced to the point where the mechanical stability of the ribbon will be
sufficient to prevent a high yield loss due to cracking. Also, the strain should
be low enough so that the ribbon does not shatter.on being cut or scribed to be
divided into sections of a given length,
It is the higher efficiency requirement which will be the most restrictive
for any silicon sheet forming technique. Such a high efficiency will require
that the silicon be prepared from a very high purity SiO2. container or one
with which it has little interaction. Any appeciable solubility of impurities
is going to limit the cell efficiency either through degradation of lifetime
or degradation of junction properties. Even the recently reported high effi-
ciency cells prepared in polycrystalline silicon used a high purity grade of
poly to achieve their outstanding result. Therefore, any technique in which
the surface--to-volume ratio of the silicon in contact with a container is high
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must be evaluated very carefully to assure that good cystallinity is not
being acheeved at a sacrifice to bulk electronic properties.
At this tame, methods which are "containerless," i.e., ribbon-to-ribbon
zone refining, regular float zone refining, or CVD, are either not fully
developed or too expensive in their present form.
Thus, only wafers sliced from ingots are presently available as starting
sheet for array processing. Further, it would appear that with new wafering
methods and cheaper poly, a significant reduction in cost of this material
can be achieved.
G. CONCLUSIONS - GENERAL 'TECHNOLOGY AND COST ANALYSIS
As a result of an -extensive and detailed examination of the present day
art in semiconductor manufacturing we conclude that:
(1) The goal of a selling price of $0.50/W for a volume of 500 MW/year
in 1986 is attainable assuming $20/M2 for silicon sheet.
(2) The most cost--effective panel design is a double-glass panel.
(3) The highest performance (for aging) panel design is a double--glass
panel..
(4) Automated interconnection using gap welding, ultrasonic bonding, or
spot reflow soldering are all cost effective.
(5) Application of antireflection coating using automated spray--on equip-
ment is cost effective.
(6) Screen-printed Ag metallization is cost effective although a serious
cost component.
(7) Several, junction--formation technologies are cost effective. Ton im--
plantation has a slight advantage.
Principal problem areas are:
(1) Maintenance of high cell efficiency at high yield. 15% with 82%
yield was assumed in our analysis.
(2) Achievement of high mechanical yield with automated handling equip-
ment,
(3) Development of low-cost screening inks which reliably provide low
contact resistance, stable metallization.
(4) Demonstration of reliable automated interconnect technology.
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L
1(5) Demonstration of glass encapsulation techniques suitable for 20-year
life.
(6) Minimizing factory level overhead. Marketing, sales, distribution,
service, and warranty costs have not been considered.
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SECTION III
ANALYSIS AND FACTORY DESIGN FOR 1982
A. PROCESS SELECTION
It was fairly obvious before we embarked on the cost analysis that the
cost of preparing the silicon sheet was going to be a large fraction of the
array costs. First, since it is apparent that the polycrystalline silicon
cost (uayielded) is $0.01/W/mil thickness based on $25/kg, it is important
to increase yield by reducing kerf loss. The second thing that is apparent
is the large expense item of quartz liners at $190 each, and if each is used
to grow a single 10-kg boule and then discarded, it adds $19 to the basic
$25/kg cost of polycrystalline. It is also important therefore to increase
the use of each liner by going to multiple-ingot-pulls.
The impact of these various approaches is shown in Table 5 for a 30-MW
factory. A 0.010-in.-thick etched wafer at 12% efficiency is assumed. All
dollar values ($/W) are yielded to the processes that follow.
Noise that the significant savings of the multiple pull vs the single pull
is in the "expense" item. This reflects the more efficient use of quartz
liners. Going from an inside diameter with a 0.010--in. kerf and a 0.003-in.
etch to a wire saw with a 0.008-in. kerf only requiring a 0.001-in. etch shows
its most significant saving in material cost. Reducing the kerf further,
however, increases the cost rather than decreasing it because the necessary
saw is much slower and the wires do not last as long. Further, more machines
are required, and, as a result, there is more labor cost. Thus savings in
the cost of the yielded boule are more than offset by slicing costs.
The desired process is quite apparent based on the studies discussed
above. It is multiple pull, 0.008-in. wire sawing, POC1 3 diffusion, and
double--glass panel assembly. The cost details of these processes are out-
lined in Table 6. Process parameters are given in Figs. 39 through 53.
B. PROCESSING SEQUENCE FOR CELL FABRICATION
A matrix of processing sequences and factory production levels has been
cost-analyzed as follows. All processes were constant with respect to screen-
printed silver metallization, spray-on AR coating, and double-glass panel
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TABLE 5. COMPARISON OF COST ITEMS FOR SINGLE VS MULTIPLE PULL AND
I.D. VS WIRE SAWING OF INGOTS
Vi	 N
Material.i
Expense
Labor and Overhead
Interest and
Depreciationi
}	 Subtotal
TOTAL
Single Pull Multiple Pull
I.D. Saw, 0.010-in. Kerf, 0.003-in. Etch
Pull Slice Pull Slice
($/W) ($/W)
0.522 0 0.503 0
0.457 0.105 0.208 0.105
0.268 0.253 0.237 0.253
0.071 0.10 0.066 0.10
1.317 0.458 1.012 0.458
1.775 1.467
Multiple Pull and Wire Saw 0.001-in. Etch
0.008-in. Kerf 0.004--in. Kerf
Pull Slice Pull Slice
($/W) ($/W)
0.390 0 0.308 0
0.161 0.231 0.127 0.366
0.185 0.261 0.146 0.559
0.053 0.058 0.041 0.186
0.789 0.550 0.621 1.111
1.339 1.732
TABLE 6. COST DETAILS FOR COMPLETE PROCESS
(Assume 12% efficiency, 3.4--in.--dia;m,
0.010-in.-thick wafer)
Yield
step M Process
1 86 Czochralski Multiple Pull
2 98 Wire Saw, 0.008--in. Ker£
3 99 Etch & Clean
4 95 Spin--On Source
5 99 POC13 D'.ffusion
6 95 Edge Polish
7 99 Glass :temoval
N	 8 99 Inspection
9 98 Ag Front Metal.
10 98 Ag Back Metal.
11 99 AR Spray Coat
12 90 Test
13 98 Reflow Solder Interconnect
14 99.5 Glass-PVB Panel
15 100 Packaging
Totals
($/w)
Labor and	 Interest and
Material Expense Overhead Depreciation Total Investment.
0.390 0.161 0.185 0.053 0.789 0.253
0 0.231 0.261 0.058 0.550 0.248
0 0.047 0.002 0 0.050 0.003
0.011 0.025 0.073 0.016 0.127 0.072
0 0.012 0.005 0.006 0.023 0.019
0 0.004 0.003 0.001 0.008 0.005
0 0.001 0.003 0.001 0.006 0.005
0 0.000 0.006 0.007 0.013 0.03
0.038 0.005 0.009 0.007 0.058 0.028
0.037 0.011 0.021 0.013 0.083 0.055
0.002 0 0.005 0.003 0.010 0.012 
0 0 0.007 0.010 0.017 0.041
0.002 0 0.017 0.007 0.025 0.028
0.209 0 0.024 0.005 0.239 0.023
0.01 0 0.002 0 0.013 0.001
0.7 0.498 0.625 0.187 2.011 0.824
yr
V
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ESTIMATE CATE.'O7/28/77	 BY:DAVE RICHMAN, X3207 9 ACA LABS, E-321A CLASS:CRYSTAL GROWTH
CATEGORY=PROCESS DEFINITION	 TECHNOLOGY LEVPL:EXISTING 	 MATERIAL FORH:3.40" WAFER
INPUT UNIT=KG.	 OUTPUT UNIT:KG.	 TRANSPCRT IN280X TRANSPORT OUT:BOX
PROCESS YIELD: 83.OZ
	
YIELD GROWTH PROFILE: 0
INPUT UNIT SALVAGE FACTOR:	 0.0	 FACTOR GP#: 0	 S.ICVAGE OPTION.-FRACTION OF INPUT UNIT VALUE
INPUT UNITS:	 0.	 0.	 0.
FLOOR 5PACE PFI**2:	 0.	 0.	 0.
DESCRIPTION:CZOCHRALSKI CRYSTAL GROWTH OF 34" CRYSTALP 3.40" DIAMETER.
ASSUMPTIONS:
L. 3.40" DIAMETER 16AFER 9 (1001 ORIENTATICK,F-TYPE, 1-5 CHN-CM.
2. PCLYSILICON AT 5.025/CRAM.
3. POT SIZE '.AN BE INCREASED TO ACCE)J CCATE A 15 KG. CHARGE.
4. 3.45" DIAMETER INGOT GROWN * THEN GRCUKO TO 3.4C".
5. ARGON FARM COST NOT INCLUCED.
6. POLYSILICCN INVENTCPY OF 1 MONTH PER PULLER RECUIREC:
=1.000 KG/HR X 0.85 AVAIL. X 24 X 30 MRS/MONTH
=600 KG IKVEKTCRY PER PULLER AT S25/KG
=E15,000 PER PULLER.
T. PROCESS YIELD DEFINED AS MATERIAL YIELD FOR PROCESS.
GROWTH TIMING ESTIVATE--
MELT DOWN	 1.0 HRS.
SEED SET1.0 FRS.
PULL TIME a 4"/HR	 8.5 HRS.
COOL DOWN	 1.0 HRS.
TURN ARCUNC	 1.0 FRS.
TOTAL	 12.5 HRS.
MATERIAL USEDIBASED UPON 3.45" CIAMETER BEFORE GRINDING]:
LET F=1/4 * PI * (2.54 CV/*)**3 * (2.33G/CM**31
30" CENTER PART:	 13.45"1**2 * (30"1 * F W	 107C8 G.
4" TAPER: 0.8 *
	
(4"1 * (3.451**2 * F =	 1142 G.
PDT LOSS (ESTIMATE)
	
625 G.
TOTAL MATERIAL USED PER	 INGOT	 12475 G.
GOOD MATERIAL AFTER GRINDING TC 3.4C'* CIAMETER C REMOVING TAPERS:
30+' CENTER SECTION:	 43.4C"I**2 * 'C •° * F :	 LC4CC G.
MATEPIAL YIELD =10400/L2475 = O.B3
AVG. GROWTH RATE = 12.475 KG./12.5 HRS. 	 = 1.000 KG/HR.
B. QUARTZ LIKER:1 LINER NEEDED EVERY	 L2.5 HRS.(=8.0E-02 UNITS /HR.1
PROCEDURE
1. PRE--WEIGHEC CHARGE OF SILICCN AND DCPANT PLACED IN QUARTZ CRUCIBLE.
2. SILICON CHARGE E DOFANT FEATED TC PROPER GROWTH TEMPERATURE.
3. ROD WITH SEED PLACEC IN CCNTACT 1I TF MELT.
4. PCC ROTATED UNTIL MELT COMES TO EQUILIBRIUM.
5. ROTATING RCD SLCWLY WITFGRAWN, CAUSING SILICCN TC FREEZE ONTO SEED.
6. INGOT IS REMOVED FRCM CRYSTAL GRCWEP WHEW GRCWTH STEPS.
7. INGCT	 ENDS ARE CUT OFF YIELDING A 30" CRYSTAL.
8. INGOT 15 GROUND TC PROPER DIAMETER. DRIGINAL PAGE
Figure 39. Process parameters - Czochralski multiple pull.
LAECR
IDL=DIRECT LABOR PEPSCNS;TL=TOTAL
NaNE LABCP PECUIREPENTS EASE	 A PERSONS/SHIFT/BASE UNIT
HOURLY OPERATOR SILTEC CRYSTAL PLLLER-860 4.000E-01
MAINTENANCE SILTEC CRYSTAL PULLER-86C L.SCCE-C1
ENGR_	 SUPPORT SILTEC CRYSTAL PUL'-EP-860 6.000E-02
TECWJ ICIAN SILTEC CRYSTAL PULLER-66C 1.800E-01
QUALITY CCNTRCL SILTEC CRYSTAL PULLER-860 6.00GE-02
'4ACH. ATTENDANT SILTEC CRYSTAL PULLER--860 2,500E-01
CLERICAL SILTEC CRYSTAL PULLER-860 6.3CCE-02
FOREHAN CL 1.000E-01
V
LABOR PERSCNS)
THRUP i7T/HR/PERSGN % INPUT UNITS PRLC£SSEC
INVESTMENTS
INVESTMENT NAME MAX. THRUFUT UNITS 3 INPUT UNITS PROCESSED FIRST COST AVAIL. AREAvFT**2
SILTEC CRYSTAL PULLFR-860 1.00 KG/HR 100.0% $ 80000. 135.0% 450.
CRYSTAL PLLLER SPARE PAR?S 1.00 KG/FP 100.0% S 5750. 85.0% 0.
ARGON CAS
	 INSTALLATICN °.CC KG/HR 100.0% $ 15000. 85.0% 0.
4-POINT PRCBE 10.00 KG/FR 100.0% S 5000. 85.0% 0.
CENTER GRINDER 10.0C KG/HR 100.02 S 18000. 85.0% 0.
CENTERLESS GRINDER ?O.00 KG/MR L00.0% S 24000. 85.0% 0.
CUTOFF SAb 4.00 KG/HR 100.02 $ 2400. 85.0E 0.
WATER RE-CIRCULATOR F.CC KG/HR L00.0% $ L2000. 85.02 0.
LIFETIME TEST SET 10.00 Kra "R 100.0E $ 5000. 85..0% 0.
ANNEALING FURNACE 4.Cr KG/HR 1.00.0% S 4500. 85.02 0.
REICI+ ERT FICRCSCCPE 10.04 KG/HR 1.00.0% S 9000. 85.0% 0.
NIKON CCMPARATCR 10.00 KG/HR 100.0% S 6500. 85.0E 0.
MISCELLANECUS CP LO.CC KG/HR 100.0% $ L8000. 85.0% 0.
PCLYSILICCN INVENTORY 1.00 KG/FR 100.03 S 15000. 85.0% 0.
ANNUAL
EXPENSE NAME FIXED PART VARI1,14.E PART
POLYSILLCON 0.0 1.000E+03
COPE CELL. C.0 5.88CE-02
SEED 2.0 3.270E-03
ELECTRICITY 0.0 6.000EG-01
ELECTRICITY C.0 6.0CCEiQC
ELECTRICITY 0.0 6.000E+00
ELECTRICITY 0.0 3. CCCE+OC
ELECTRICITY 0.0 4.CCCE+OC
ELECTRICITY 0.0 1.000E+00
EL ECTR IC ITY C.0 1.SCOE+01
ELECTRICITY 0.0 1.000E+00
ELECTRICITY 0.0 5.000E+00
0UA("I LINER 0.0 6.00CE-02
GRAPHITE CRUCIfJI_F I•ELDER 0.0 4.9DOE-03
ARGON 0.0 2.27CE+06
SHOP SUPPLIES 0.0 6.500E-01
MISCELLANEOUS SUPPLIES 0.0 6.500E-01
MISCELLANEL37S CRYSTAL GROWTP 0.0 1.39CE+00
SUPPLIES/EXPENSES
UNITS
	
BASE
GM.	 PER INPUT UNIT. % UNITS- LOO.0%
UNITS
	
PER AVAILABLE INVESTMENT-HOUR OF SILTEC CRYSTAL 13ULLER-86C
UNITS	 PER AVAILABLE INVESTMENT-HOUR OF SILTEC CRYSTAL PULLER-860
KWH.	 PER AVAILABLE iNVESTMENT-HOUR OF SILTEC CRYSTAL PULLER-86C
KV4',	 PER AVAILABLE INVESTMENT -HOUR f F CENTER GRINDER
KW",	 PER AVAILABLE INVESTMENT-HOUR OF CENTERLESS GPINCER
KMH.	 PER AVAILABLE INV EST M ENT- HOUrt OF CUTOFF SAW
K4H.	 PER AVAILABLE INVESTMENT-HOUR CF WATER RE-CIRCULATCR
KITH.	 PER AVAILABLE INVESTMENT-HOUR OF LIFETIME TEST SET
KIeH.	 PER AVAILABLE INVESTMENT-HOUR OF ANNEALING FURNACE
KWH.	 PER AVAILABLE INVESTMENT-HOUR OF 4-POINT PRCBE
KWH.	 PER AVAILABLE INVESTMENT-HOUR OF MISCELLANEOUS CP
Uhl T5	 PER AVAILABLE INVESTMENT-HOUR OF SILTEC CRYSTAL PULLER-86C
UN17S PER AVAILABLE INVESTMENT-HOUR OF SILTEC CRYSTAL PULLER-860
CP**3	 PER AVAILABLE INVESTMENT-HOUR OF SILTEC CRYSTALPULLER-86C
S	 PER AVAILABLE INVESTMENT-HOUR OF SILTEC CRYSTAL PULLER-860
$	 PER AVAILABLE INVESTMENT-HOUR OF SILTEC CRYSTAL PULLER-860
S	 PER AVAILABLE INVESTMENT-HOUR CF SILTEC CRYSTAL PULLER-86C
..
W.
V
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ESTIMATE DATE:07/28177 BY:DAVE RICHMAN *
 X3207, RCA LABS• E-32LA 	 CLASS-.CRYSTAL GROWTH
CATEGORY:PROCESS DEFINITION	 TECHNOLCGY LEVCL=NEAR FUTURE MATERIAL FORM:3.40" WAFER
INPUT U?JrT:KG.
	 OUTPUT UNIT:KG.	 TRANSPORT IN:BOX	 TRANSPORT OUT:BOX
PROCESS YIELC: 86.02	 YIELD GROWTH PROFILE: C
INPUT UNIT SALVAGE FACTOR: 0.0
	
FACTOR CPA: 0	 SALVAGE OPTION:FRACTION OF INPUT UNIT VALUE
INPUT UNITS:	 0.	 C.	 0.
FLCOR SPACE,FT**2:
	
0.	 0.	 0.
OESCRIPTION:CZOCHRALSKI CRYSTAL GROWTH: 34" CRYSTAL, 3.40" DIAMETER, 4 PULLS.
ASSUMPTIONS:
1. 3.40" DIAMETER I,AFER,(1001 CRIENTATICN * F-TYPEY 1-5 CHH-CM.
2. QUARTZ LIFER: I LINER NEEDED EVERY 44 HAS. 1=2.27E-02 UNITS/HR*1
3. PCLYSILICCA AT 3.0251GRAN.
4. POT SIZE CAN BE INCREASED TC ACCCMOCATE A 15 KC. CPARGE.
POT CAN BE REFILLEC WITHOUT COOLING DOWN.
4 34^ PULLS FRCP POT BEFORE COOLING DCWN.
5. 3.45" DIAMETER INGOT GROWN, THEN GRCUM TC 3.40„.
6. ARGCN FARM COST NOT INCLUDED.
7. POLYSILICON INVENTCRY OF 1 PONTH PER FULLER REOUIREC:
=1.090 KG/HR X 1j.85 AVAIL. X 24 X 30 HRS/MCUTH
=670 KG INVEN y' + RY PER FULLER AT i2`/KG
=316,750 PER PULLER.
S. PROCESS YIELD EEFINEO AS MATERIAL VIELO FOR PROCESS.
GROWTH TIMING ESTIMATE=
MELT DOWN	 1.0 HRS.
SEED SET1.0 hRS.
PULL TIME a 4"/14R	 8.5 MRS.
TURN AROUND	 1.0 HRS.
SEED SET	 1.0 MRS.
PULL TIME 2 4"/HR	 8.5 HRS.
TURN AROUND	 1.0 HRS.
SEED SET
	 1.0 HRS.
PULL TIME a 4"/HR	 8.5 HRS.
TURN AROUND	 1.0 HRS.
SEED SET	 1.0 FRS.
PULL TIME d 4 1 /HR	 8.5 HRS.
CCCL DCWN	 L.0 HRS.
TURN AROUND	 1.0 FRS.
T1'T AL	 44.0 IiRS .
MATERIAL LSED(SASEC UPON 3.45" CIAMETER BEFORE GRINCING):
LET F=1/4 + PI x (2.54 CNA"I**3 * (2.33G/CN**31
30" CENTER PART: (3.45"1* ri 2 * 130"1 * F = IC7C8 G.; X 4= 42832.
4" TAPER'. C.8 « 14"1 * (3.45)**2 * F =	 1142 G.; X 4= 4568.
POT LOSS (ESTIMATE]
	
625 G.; X 1= 625.
	
TOTAL MATERIAL LSED PER 4 INGOTS
	
`48025. G.
GCOD MATERIAL AFTER GRINDING TO 3.40" DIAMETER & REMOVING TAPERS:
30" CENTER SECTIONS: 4*13.40"1*$2 * 30^1 * F = 41600 G.	 MaGEVAD ?AGE 77
MATERIAL YIELD = 41600/48025 = C.E6
AVG. GROWTH RATE = 48.025 KG./44.0 MRS. = 1.090 KG/HR. 	 OF POOR C)TI A 1."'
Figure 39. Continued.
v
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PROCEDURE
1. PRE-WEISHEO CHARGE OF SILICON AND OCPANT PLACED IN CUARTZ CRUCIBLE.
2. SILICON CFARGE L DOPANT FEATED TO PROPER GROWTI' TEMPERATURE.
3. RODWITH SEED PLACEC IN CONTACT WITF MELT.
4. POD ROTATED UNTIL MELT COMES TO F.QUILIBRILP.
5. RCTATI F.G POD SLCWLY WITHCRAWN, CAUSING SILICON TO FkEEZE ONTO SEED.
t. INGOT IS PE 11OVED FRCP CRYSTAL GRCWEP ImFEN GRC%TH STOPS.
. INGOT ENDS ARE CUT OFF YIELDING A 3C" CRYSTAL.
C• ItiCLT IS GRCUNC TC PRCPER DIAMETER.
INVESTMENTS
InVFSI'MEhT	 NAME MAX. THRUPUT UNITS % INPUT UNITS PROCESSED FIRST CCST AVAIL. AREA,FT•02
SILTFC	 CRYSTAL PULLER-860 1.09 KG/HR 100.0% s 80000. 85.0% 450.
POT REFILLER 1.C9 KG/HP 100.01 s 5000. 85.02 0.
CRYSTAL	 PULLER SFAFE	 PARTS 1.09 KC/1'R IOC.C% s 5750. 85.0% 0.
ARGON GAS	 INSTALLATION 5.45 KG/HR 100.01 S 15000. 85.0E 0.
4-FOINT	 PRCBE 1C.9', KG/HR 100.0% $ 5000. 85.02 0.
CENTER GRINDER 10.90 KC/FR 100.01 S 18000. 85.0% 0.
CFNTF.PLESS GRINDER 10.90 KG/HR 100.01 s 24000. 85.0% 0.
CUTOFF SAW 4.36 KG/HR 100.01 s 2400. 85.0% 0.
WATER RE-CIRCLLATCR 6.54 KG/HR 100.02 s 12000. 85.0% 0.
LIFETIME TEST	 SET IC.9C KG/HR 100.01 s 5000. 85.01 0.
ANNEALING FUPNACE 4.36 KG/HR LOCO% s 4500. 85.01 0.
REICHERT	 MICRCSCCPE 10.90 KG/HR 100.02 s 9000. 85.0% 0.
NIKL'• CCMPARATCR IC.9C KG/HR 100.02 s 6500. 85.02 0.
hISCELLANECUS	 CP 10.90 KG/HR 100.C2 $ 18000. 85.0% 0.
POLYSILICON	 INVENTORY(B) 1.09 KG/HR 100.0% 3 16750. 85.01 C.
LABOR
ICL= DIRECT LABOR PERSONSGTL = TOTAL LABOR PERSONS)
NAME LABOR REQUIREMENTS BASE / PERSONS/SHIFT/BASE UNIT 	 THRU PUT/ HR/PERSON
HOURLY OPERATOR SILTFC CRYSTAL PULLER-860 4.000E-01
MAINTENANCE SILTEC CRYSTAL PULLEP-860 1.500E-01
FNCR. SUPPORT SILTEC CRYSTAL PULLER-E6C 6.000E-02
TECHNICIAN SILTEC CRYSTAL PULLER-660 1.800E-01
DUALITY CONTROL SILTFC CRYSTAL PULLER-86C 6.000E-01
MACH.	 ATTENDANT SILTEC CRYSTAL PLJLLFF-860 2.5COE-01
CLERICAL SILTEC CRYSTAL PULLEP-860 8.300E-02
FOREMAN OL 1.000E-01
2 INPUT UNITS PROCESSED
Figure 39. Continued.
ti
ANNUAL
EXPENSE RAKE FIXED FART VARIABLE PART
POLYSILICON 0.0 I.CCOE+03
CGPF CELL 0.0 5.EBOE-02
SEED 0.0 3.270E-03
ELECTRICITY 0.0 E.CCCE+01
ELECTRICITY 0.0 6.000E+00
r L EC TR IC I T Y 010 6.000E+0 0
ELFCTPICITY 0.0 3.00CE+OC
LECTPICITY 0.0 4.000E*00
ELECTRICITY 0.0 I.000E*OC
ELECTRICITY 0.0 1.5CCE+OI
"LECTPK ITY 0.0 I.000E+00
EL ECTR IC IT C.0 5. COCE+00
QUARTZ LINER 0.0 2.210E-02
GRAPHITE CRUCIBLE HCLDE p 0.0 4.90OF-03
ARGCN C.0 2.27CF+06
SHCP SUPPLIES 0.0 6.500E-01
MISCELLANEtlU5 SUPPLIES 0.0 6.50CF-01
M ISCELLANEOUS CRYSTAL CRCWTI- 0.0 1.39CE+OC
SUPPLIES/EXPENSES
UNITS	 BASE
GM.	 PER INPUT UNIT. X UNITS= 100.0X
UNITS	 PER AVAILABLE INVESTMENT-HOUR CF SILTEC CRYSTAL PULLER-860
UNITS PFR AVAILABLE INVESTMENT-HOUR OF SILTEC CRYSTAL PULLER-860
KNH.	 PER AVAILABLE INVESTMENT-HCUR OF SILTEC CRYSTAL PULLER-86C
KITH.	 PER AVAILABLE INVESTMENT-HOUR CF CENTER GRINDER
KWH.	 PER AVAILABLE INVESTMENT-HOUR OF CENTERLESS GRINDER
KM4.	 PER AVAILABLE INVESTMENT- I+ CUR CF CUTOFF SAW
KNH.	 PER AVAILABLE INVESTMENT-HOUR CF WATER RE-CIRCULATCR
KMH.	 PER AVAILABLE INVESTMENT-YOUR OF LIFETIME TEST SET
KNH.	 PER AVAILABLE INVESTMENT-HCUR CF ANNEALING FURNACE
KWH.	 PER AVAILABLE INVESTMENT-FOUR OF 4-POINT PROBE
KNH.	 PER AVAILABLE INVESTMENT •-HOUR OF MISCELLANEOUS CP
UNITS	 PER AVAILABLE INVESTPENT--HOUR CF SILTEC CRYSTAL PULLEP-860
UNITS
	
PER AVAILABLE INVESTMENT-HOUR OF SILTEC CRYSTAL PULLER-86C
C7j*"3	 PER AVAILABLE IRVESTI+ENT-HCUR CF SILTEC CRYSTAL PULLER-86C
L	 PER AVAILABLE INVESTMENT-HOUR CF SILTEC CRYSTAL PULLER-860
S	 PER AVAILABLE 1?4V EST M ENT -HOUR CF SILTEC CRYSTAL PULLER -BBC
E	 PER AVAILABLE. INVESTMENT-HCUR CF SILTEC CRYSTAL PULLER-860
Figure 39. Continued,
ESTIMATE DATF.'09/2C/77	 BV:DAVE RICHMAh, X3207 9 RCA LABS, E-321A CLASS:WAFER SAUENG
CAT EGCRY: PROCESS DEFINITION
	 TECHNOLOGY LEVEL:NEAR FUTURE
	 MATERIAL FCRM=3.40" WAFER
INPUT UNIT:KG.
	 OUTPUT UNIT:SIEETS	 TRANSPORT IN:BOX	 TRANSPORT OUT:500 SHEET CASSETTE
PROCESS YIELD: 98.03
	
YIELD GROWTH PROFILE: C
INPUI UNIT SALYACE FACTOR:	 0.0	 FACTCR GPO: 0	 SALVAGE OPTION:FRACTICh OF INPUT UNIT VALUE
CELL	 THICKNESS:IC.0 MILS. CELL ETCH LOSS: 1.0 I'ILS. CELL KERF LOSS: 8.0 HIL5.
INPUT UNITS:	 C.	 C.	 0.
FLCCR SPACE,FT**2:
	 0.	 0.	 0.
DESCRIPTION: SLIC ING OF 15" CRYSTAL INTC 3.4C" DIAMETER WAFERS
ASSUMPTIONS:
1.	 3.40" DIAPETER kAFER91100)
	
CRIENTATICA,F-TYPE * 1-5 01+M-CM.
2. 15" LONG CRYSTAL,
	 19 MILS PER SLICE.
130" CRYSTAL
	 I^j ASSUMEO TC BE SAILED INTO TWO	 15" CRYSTALS.)
19 MILS= 14 MILS FINAL WAFER + 1 MILS ETCH LCSS + 08 MILS KERF.
3. WAFERS PLACED	 INTO CASSETTE AUTOMATICALLY AFTER SAkING.
4.	 OTHER INVESTMENTS:
GRAPHITE STICK CRYSTAL MOUNTING FEATURE.-536C, 7 YR. LIFE.
CRYSTAL MCUNTING BLOCK:S85,	 l YR. LIFE.
GRAPHITE PLLG:S2, L YR. LIFE.
ALUMINUM BLOCK:$8, 	 7 YR. LIFE.
5.	 EXPENSE	 ITEPS:
- a
	CRYSTAL MOUNTING COST AT S.08/Ih. FOR STYCAST=S2.00E-31WAFER:
	 (S.08 X 30"1/140 WAFERS/IN. X 30"/CRYSTAL)
Co
	BLADE COST:S10.51/M**2 X (IM/1COCM14*2 * 158.58CP**2/kAFER)
	
X	 23.6 MAFERS/HR -51.46/11R.
SLURRY CCST: y 7.48/M'z*2 it	 (1M/l00CM)**2 X	 (56.58CM* $2/WAFERI	 X	 23.6 kAFERS/HR = 51.04/HR.
INVESTMENTS
INVESTMENT NAME	 MAX. TNRUPUT UNITS	 I INPUT UNITS PROCESSED	 FIRST CCST	 AVAIL. AREA,FT**2
VARIAN MULTIBLADE SAk	 23.60 SH/HR	 100.0%	 S	 2D000.	 85.0% 60.
CIShING GAUGE
	
165.2C SH/HR	 100.0%	 S	 150.
	 85.02 0.
GRAPHITE	 STICK CRYSTAL MCUNT	 23.60 S!-/fR	 I043z04	 $	 360.	 85.OZ 0.
CRYSTAL MOUNTING BLOCK	 23.60 SH/HP	 100.0%	 $	 85.	 85.0% 0.
GRAPHITE PLUG
	
23.60 SF/HR
	 100.08	 $	 2.	 85.0% 0.
ALUMINUM BLOCK	 23.60 SH/hR	 100.02	 $	 8.	 85.02 0.
LAECR
(OL=DIRECT LABOR PERSONS:TL=TOTAL LABOR PERSONS;
NAME
	
LAECR REQUIREMENTS BASE	 0 PERSONS/SHIFT/BASE UNIT
	
THRUPUT/HR/PERSON
	 3 INPUT UNITS PRCCESSED
HOURLY OPERATOR
	 VARIAN MULTIBLADE SAIs	 1.000E-01
NAINTENANCE	 VARIAN MULTIBLADE SAW
	
1.5COE-01
MACK. ATTENDANT	 VARIAN MULTIBLADE SAh	 6.30DE-02
FCRFMAN	 CL	 1.000E-01
ANNUAL	 SUPPLIES/EXPENSES
EXPFNSE NAME	 FIXEn PART	 VARIABLE PART	 UNITS
	
BASE
SAW BLADES-VARIAN	 0.0	 1.460E+00	 S	 PER AVAILABLE INVESTMENT-HOUR OF VARIAN PULTIELAOE SAW
SLURRY	 0.0	 1.040E+00	 S	 PER AVAILABLE INVESTMENT-HOUR OF VARIAN MULTIBLADE SAk
MCUNTING MATERIAL	 0.0	 6.560E-02	 S	 PER AVAILABLE INVESTIJ ENT-HOUR CF VARIAN RULTIBLACE SAW
ELECTRICITY	 0.0	 4n40DE+00	 KWH.	 PER AVAILABLE INVESTMENT-HOUR CF VARIAN MULTIBLADE SAW
WAT ER-COOL ING
	
0.0	 3.8CCE+04	 CM**3	 PER AVAILABLE INVESTMENT-HOUR OF VARIAN MULTIBLADE SA14
SLLDGE REMOVAL	 0.0	 7.000E-03	 S	 PER	 INPUT UNIT. % UNITS=	 100.02
Figure 40.	 Process paraDlet:e:s -- wire sawing.
FSTINATE DATF:09/201T7 BY:DAVE RtCHMAN, X3207, RCA LABS * E-32LA	 CLASS:WAFER SAWING
CATFGORY.PROCESS OEFINITICh	 TECHNOLOGY LEVEL-NEAR FUTURE MATERIAL FORH:3.40" WAFER
INPUT UN[T.KG.
	
OUTPUT UNIT:SHEETS
	
TRANSPCRT Ih:BCX	 TRANSPORT OUT:500 SHEET CASSETTE
PROCESS YIELD: 98.0E
	
YIELC CROWTF- PROFILE: 0
INPUT UNIT SALVAGE FACTOR- 0.0	 FACTCR GPX. 0	 SALVAGE CPTICN:FRACTION OF INPUT UNIT VALUE
CELL TIiCKNESS-10.0 MILS. CELL ETCH LOSS= 1.0 HILS. CELL KERF LOSS. 4.0 HILS.
	
INPUT UNITS:	 0.	 0.	 0.
FLOOR SPACErFT**2:	 C.	 C.	 C.
OESCRIPTICN.-SLtCINC CF 15" CRYSTAL INTO 3.413" DIAMETER WAFERS
ASSUMPTIONS:
1, 3.40" CIAMETER WAFER,11001 ORIENTATION,P-TYPE, 1-5 CHI+-CM.
2. 15" LONG CRYSTAL, IS MILS PER SLICE.
(30" CRYSTAL I5 ASZuMED TO RE SAVED INIC TW E 15 0 CRYSTALS.]
15 MILS= 10 MILS FINAL WAFER + 1 MILS ETCH LOSS + 04 NILS KERF.
3. WAFERS PLACED INTC CASSETTE AUTCMATICALLY AFTER SAWING.
4. OTI-ER INVES13ENTS:
GRAPHITE STICK CRYSTAL MOUNTING FEATURE-596C, 7 YR. LIFE.
CRYSTAL MCLNTING BLCCK:S65, 1 YR. LIFE.
GRAPHITE PLUG:12, 1 YR. LIFE.
ALUNINUP 9I.CCK:$8v T YR. LIFE.
5. EXPENSE ITEMS:
CRYSTAL MOUNTING COST AT $.OB/IN. FOR STYCA_T=$2.00E-3tFAFER: (S.08 X 30")/(40 WAFERS /IN. X 30"/CRYSTALI
BLADE COST: $260/2000 WAFERS = S.13/WAFER.
5.1.31WAFER X 11 WAFERS/HA = 51.43/1-R.
SLURRY CCST:S7.48 /M+*2 X 1114/100CM)**2 X (58.58CM**2/WAFER) X 11.0 WAFERS/HR = 50.481HR.
tD INVESTMENTS
INVESTMENT NAME	 MAX. THRUPUT UNITS	 S INPUT UNITS PROCESSEO FIRST COST AVAIL. AREA,FT**2
Y4SLNAGI WIRE SAh	 11.00 Sh/FR	 100.0% $	 30000.	 85.0%	 60.
DISHING GAUGE	 77.00 SH /HR	 10O.Ox S	 150.	 85.05	 C.
GRAPHITE STICK CRYSTAL MOUNT	 11.00 SH/HR	 100.0% $	 360.	 85.0%	 0.
CRYSTAL MOUNTING BLOCK	 LL.00 SH/HR	 100.02 $	 85.	 85.0%	 0.
CRAPHITE PLUG	 11.00 SH/HR	 100.0% 3	 2.	 65.0%	 0.
ALUMINUM BLOC%	 LI.00 SI+/HR	 100.0E S	 8,	 85.41	 0.
LABOR
IDL=DIRECT LABOR PERSONS;TL=TOTAL LABOR PERSCNS)
NAME	 LABOR REQUIREMENTS EASE 	 9 PERSOFS/SHIFT/BASE UNIT	 THRUPUT/HR PERSON S INPUT UNITS PROCESSED
HOUPLY OPERATCR	 YASUNAGI WIRE SAW	 1.00CE-C1
MAINTENANCE	 YASUNAGI WIRE SAW	 1.5COE-U1
MACH. ATTENDANT YASUNAGI WIRE SAW 	 6.30DE-02
FOREMAN	 CL	 1.000E-01
ANNUAL	 SUPPLIESIEXPENSES
EXPENSE NAME	 FIXED PART	 VARIABLE PART	 UNITS	 BASE
SAW BLADES-YASUNAGI	 0.0	 1.434Ei4C	 S	 PER AVAILABLE INVESTMENT-HOUR OF YASUNAGI HIRE SAW
SLURRY	 0.0	 4.800E-01 	 $	 PER AVAILABLE INVESTMENT-HOUR OF YASUNAGI SPIRE SAW
MCUNT[NG MATERIAL	 0.0	 6.960E-02 S	 PER AVAILABLE INVESTMEM-HQUR OF YASUNAGI WIRE SAN
ELECTRICITY	 0.0	 6.000E-01 KWH.	 PER AVAILABLE INVESTMENT-HOUR CF YASUNAGI WIRE SAW
WATER-COOLING	 0.0	 3.800E+104 CR**3	 PER AVAILABLE INVESTMENT-HOUR OF YASUNAGI WIRE SAW
SLUDGE REMOVAL	 0.0	 7.004E-03 $	 PER INPUT UNIT, X UNITS- 100.0%
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Figure 40'. Continued.
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ESTIMATE CATE:08/02/77 BY:DAVE RICHMAN, X9207, RCA LABS, E--321A
	 CLASS:ETCH
CATEGORY:PROCESS DEFINITION	 TEC10OLOGY LEVEL:NEAR FUTURE MATERIAL FORM-13.40- WAFER
INPUT UNIT:SHEETS	 gUTPUT UNIT:SHEETS	 TRANSPORT IN:500 SHEET CASSETTE TRANSPORT OUT:500 SHEET CASSETTE
PRCCESS YIELC: 99.0% YIELD GROWTH PROFILE: 0
INPUT UNIT SALVAGE FACTOR: 0.0 	 FACTCR GPA: 0	 SALVAGE CPTION:FRACTION OF INPUT UNIT VALUE
INPUT UNITS:	 0.	 C.	 C.
FLCOR SPACE,FT**2:
	
0. .	 0.	 0.
DESCRIPTION=WAFERS ARE ETCHED 1.5 MILS PER SIDE 7C REMCVE SAW CAMAGE.,
ASSUMPTIONS:
1. 3.40" DIAMETER IiAFER,(LO0) CRIENTATICh,F-TYPE * 1-5 CHM-CM.
2. 500 WAFERS/TEFLON CASSETTE
3. 1 TEFLCK BOAT PER TANK; 2 TANKS PER SYSTEM.
4. 7.5 CYCLES/HR X 2 BOATS/CYCLE X 500 WAFERS/BCAT=7500 HAFEPS/FR.
IB KIN. RINSE CYCLE IS LIMITING FACTOR.)
5. 1 OPERATOR RECUIREC FCR 2 SYSTEMS.
G. NOTE: S"STEM 0057 ESTIMATED TO BE 530000. $159000 FOR BACKUP.
T(TAL SYSTEM COST=145,000 WITH BACKUP.
7. ACID MIXTURE COST: $5/GAL. X 1GAL./50 WAFERS W S.LO/WAFER
RECYCLE OF ACID SAVES 3114`. THEREFORE, S.C7/HAFER.
PROCEDURE
1. TEFLON CASSETTE MANLALLY INSERTEC IN 7AhK 11 MIN.)
2. 3 MINUTES IN I.OT I-F/ACETIC/NITRIC ACID MIXTURE, KITH AGITATION.
3. AUTOMATIC TRANSFER TO LST CASCADE RINSE, 8 MINUTE RINSE.
4. AUTCMATIC TRANSFER TO 2ND & 3RO RINSESr EACH ABOLT 3 PINUTES.
S. AUTOMATIC TRANSFER TC HOT AIR TUNNEL. CRY FCR B MINUTES.
INVESTMENTS
INVESTMENT NAME
	
MAX. THRUPUT UNITS
	 I INPUT UN[7S PROCESSED FIRST COST AVAIL. AREA,FT**2
WAFER ETCHING STATFCh(B)
	
7500.00 SH /hR	 100.0% $	 45000.	 BS.GZ	 200.
LABOR
(CL-DIRECT LABOR PERSONS ;TL-TOTAL LABOR PERSONS)
NAME LABOR REQUIREMENTS BASE 8 PERSONS/SHIFT /BASE UNIT	 THRUPUT/HR/PERSON	 X INPUT UNITS PROCESSED
HOURLY OPERATOR WAFER ETCHING STATIONtBJ 5.000E-01
MAINTENANCE WAFER ETCHING STATION(BJ 5.000E-02
FOREMAN OL 5.000E-02
ANNUAL SUPPLIES/EXPCNSES
EXPENSE NAME FIXED PART VARIABLE PART UNITS	 BASE
ELECTRICITY 0.0 3.5CGEf01 KRH.	 PER AVAILABLE INVESTMENT-HOUR OF WAFER ETCHING STATIONED)
HF/ACETIC/NITRIC MIXTURE 0.0 7.000E-02 $	 PER INPUT UNIT. Z UNITS-
	 10O.DX
OE-IONIZED WATER 0.0 L.230EiO6 CM**3	 PER AVAILABLE INVESTMENT-HOUR OF WAFER ETCHING STATICh(BJ
Figure 41. Process parameters - etch and clean.
Nw-
ESTIMATE DATE:08/01177 HY:FRED MAYER. X6334, SOSERYILLE, ZCNE 8
	 CLASS:DIFFUSION
CATEGORY:PROCESS CEFINITICN
	 TECYNOLOGY LEVEL=NEAR FUTURE MATERIAL FCRM:3.40 M WAFER
INPUT UNIT:SHEETS
	 CCTPUT UNIT:SFEETS	 TRANSPCRT IN:500 SLEET CASSETTE
	 TRANSPORT OUT:SILICCN SCAT
P4 CCESS YIELD: 95.CT 	 YIELD GROWTH PROFILE: C
I 3 PLT IINIT SALVAGE FACTOR: 0.0
	 FACTCR GPk: 0	 SALVAGE OPTION=FRACTION OF INPUT UNIT VALUE
INPUT IINIT5:
	 0.	 0.	 C.
^LCCR SPACE.FT* k2:	 0.	 0.	 C.
DESCRIPTICN:LIO!JID DIFFUSICN SCURCE d SILICA SPUN ChTO BACK SICE OF WAFER
ASSUPPTICNS
1. 3.40" CIAPETEF WAFEE,(IOO) OR[ENTATICN.P-TYPE, 1-5 OHM-CH.
2. 50C WAFERS/CASSETTE
3. FACT- MACHINE FAS 3 TRACKS; EACH TRACK HANDLES 24C WAFER/HR.
4. CNE OPERATOR PER 3 SPINNERS
5. NJTE:UNIFORMITY OF DIFFUSION FRCM SPIN-CN NEEDS STUCY.
5. NOTE: IN-FCUSE SCURCE NEEDS TO BE DEVELOPED.
7. SPIN-CN SOURCE AT 56.00/LITER. 0.8CN**3 NE£CEC FOR PACK SICE.
SILICA AT S6.00/LITEP. I.6CM**3 NEEDED FOR BACK SIDE.
8. BAKE OVEN LONG ENCUGL+ n INCLUDES MICROPROCESSOR-CONTROLLED BUFFER STORAGE TO BALANCE LOAD.
V. P90M REOUIREMENTS: DRY,CL.EAN FILTERED AIR, 2830 LITERS/PR/SYSTEM. EXHAUST WITH FUME SCRUBBER TO REMOVE TOXIC (AS) VCLATILES.
PRCCEDLPE
1.	 WAFERS ARE LOADEC FFCM CASSETTE TC TRACK TC SPINCLE.
2. CAPILLARY DISPENSES C.7-0.8 CM**3 OF SCURCE({-0.2 CH**3 SPILLACt). L5 SECONO SPIN CYLL E. -
3. WAFERS UNLOADEC INTO BAKE OVEN CONNECTED TO SPINNER.
00 4.	 WAFERS MOVED TC SECOND SPINNER.
5. CAPILLARY DISPENSES 0.7-0.8 CM**3 CF
	 SILICA(40.2 CM*w3 SPILLAGE).
	
15 SECCNO SPIN CYCLE.
6.	 WAFERS UNLOADED INTC BAKE OVEN CCNNECTEC TO SPINNER.
7. WAFERS POVFO TC THIRD SPINNER.
d. CAPILLARY	 CISPENSES 0.7-0.8	 CM* p 3 OF SILICA(*0.2 CM**3 SPILLAGE).	 15 SECOND SPIN CYCLE.
9. WAFERS UNLOADED INTC BAKE OVEN CCNNECTEC TC SPINNER.
WAFERS UNLOADED	 INTO SILICON BOAT.
^® INVESTMENTS
INVESTMENT NAME
	 MAX.	 THRUPLT UNITS	 $ INPUT UNITS PROCESSED FIRST COST	 AVAIL. AREA.FT**2
III MCDEL 3 SPINNER-3 TRACKS
	 720.00 SH/HR IDO.OT $ 40000.	 85.05 60.
III	 MODEL 3 OVEN-3 TRACKS
	 IN	 720.00 SH/FR lOC.C% $ 20000.	 85.0% 60.
O 111 MODEL 3 SPINNER-3 TRACKS
	 72C.00 SHIRR 100.02 1 40000.	 85.0E 60.O 111	 H COEL 3 OVEN-3 TRACKS	 IN	 720.40 SF/1•R 100.0% S 20000.	 85.0% 60.
III MODEL 3 SPINNER-3 TkACKS
	 720.00 SH/HP 100.0% S 40000.	 05.0% 60.
III MODEL 3 OVEN-3 TRACKS IN
	 12C.CC SHIRR LOO.0T $ 20000.	 85.0% 60.
LABOR
iOL mD[RECT LABOR PERSQNS:TL=TIITAL LABOR PERSONS)
^.. NAPELABOR REQUIREMENTS BASE
	 N PERSONS/SHIFT/BASE UNIT THRUPUT/HR/PERSON S INPUT UNITS PROCESSEC
r
^^.33 HOURLY OPERATOR	 [If MODEL 3 SPINNER-3 TRACKS 3.330E--01
h^, 6? FOURLY OPERATOR	 [I[ MODEL 3 CVEN-3 TRACKS IN 3.33QF-01
EAGR. SUPPCRT
	 III MODEL 3 SPINNER-3 TRACKS 5.000E-03
` MAINTENANCE
	 III
	
MCDEL 3 SPINNER-3 TRACKS L.500E-01
MAINTENANCE	 [1[ MODEL 3 OVEN-3 TRACKS IN 5.000E-02
FOREMAN	 CL £.00OE-02
Figure 42. Process parameters - spin-on source
ESTIMATE DATE:08/01/77
	
BY:UHL ROUNGTREEs	 X70221 SOMERVILLE *
 ZONE 8 CLASS:DIFFUSION
CATEGORY."PROCESS OEFINITICN
	
T£CHNCLCGY ifVEL:rEAR FUTURE
	
MATERIAL FORK--3.40" WAFER
INPUT UNIT:SHEET!	 OUTPUT UNIT:SHEETS	 TRANSPORT IN:SII.ICCN EOAT	 TRANSPORT OUT:500 SHEET CASSETTE
PROCESS YIELD: 99.0%	 YIELD GRI314TP PRCFILE:	 0
INPUT UNIT SALVAGE FACTOR:	 0.0	 FACTOR GPI: 0	 SALVAGE OFTIGN:FRACTION OF INPUT UNIT VALUE
INPUT UNITS:	 0.	 0.,	 0.
FLOOR SPA£E:.FT**2: 	 0.	 0.	 0.
OESCRIPTION:DOPANT SOURCE BY DECOMPOSITION OF POCL3 IN A DIFFUSION FURNACE
ASSUMPTIONS:
1. 3.40„ DIAMETER MFER 9 (1CC) ORIENTATION,P-TYPE, 1-5 CHF-CM.
2. BACK SIDE OF WAFER PROTECTED WITH SILICA.
3.	 4-TUBE POCL3 FURNACE COSTS S7OKj INCLUDING FURNACE LINERS S COILS
PADDLES NEEDED TO LOAD 6 UNLOAD FURNACE.
135FT**Z FCR FURNACE S 140FT4*2 FOR OPERATOR NEEDED PER SYSTEM.
4. 25 30"-SILICON BOATS NEEDED FOR EACH 4 TUBE POCL3 FURNACE.
BEATS COST	 145 PER	 INCI-.
PROCEDURE
1.	 INCOMING WAFERS LOADED IN SILICCh BOATS CCNT61NING 500 WAFERS.
2.	 BOATS LOADED INTO FURNACE VIA PADDLES.
3.	 1 HR CYCLE.
4. BOATS UNLOADED FROM FURNACE VIA PADDLES.
00	 5. WAFERS LOADED INTO 500 WAFER CASSETTE FOR TRANSFER TO NEXT STEP
IV	 USING CLAM-SHELL UNLCAOER AND CASSETTE STACKER,
INVESTMENTS
INVESTMENT NAME
	
MAX. THRUPUT UNITS	 2 INPUT UNITS PROCESSED FIRST COST
	
AVAIL.	 AREAtFT**2
POCL3 DIFFUSION FURNAC°Cl 	 2000.00 SHiHR	 100.0% $	 66600.	 85.0% 275.
PCCL3 FURNACE LINERS(B)
	
2CCC.GC !H /HR	 10O.C1 $	 5600_	 85.OT 0.
PCCL3 FURNACE PACOLES(81 	 200040 S14 /1-R	 100.0% $	 8000.	 85.0% 0.
POCL3 FURNACE COILS(B)
	
2CCO.00 SHIRR	 100.0% S	 8000.	 85.0% 0.
CLAM-SHELL UNLCACER	 2000.00 SH/HR	 100.0% 3000.	 85.0% 0.
CASSETTE STACKER	 2000.00 SHh_R	 100.0E S	 15000.	 85.0% 0.
25 30"-SILICON BOATS
	
2000.CC SH/HR	 100.0% $	 33750.	 85.0x' 0.
LABOR
tCL=CIRECT LABOR PERSONS;TL=TOTAL LABOR PERSONS)
NAME	 LABOR REQUIREMENTS BASE	 / PERSONS/SHIFT/BASE UNIT THRUPUT/HR/PERSON	 I INPUT UNITS PROCESSED
HOLRLY OPERATCR	 PCCL3 DIFFUSION FURNACE(01 	 2.5108E-QI
ENGR. SUPPORT	 POCL3 DIFFUSION FURNACE(B)	 2.500E-02
MAINTENANCE	 POCL3 DIFFUSION FURNACE(B)
	
1.500E-01
MACH. ATTENDANT	 POCL3 DIFFUSION FURNACE(E) 	 1.000E-01
FOREMAN	 OL	 5.000E-02
i	 ANNUAL	 SUPPLIES/EXPENSES
i	
EXPENSE NAME	 FIXED PART	 VARIABLE PART	 UNITS	 BASE
i	 ELECTRICITY	 0.0	 4.CCCE+01	 KWI.	 PER AVAILABLE INVESTMENT)-POUR OF POGL3 DIFFUSION FURNACE(B1
PHCSPHORUS OXYCHLCPIDE	 0.0	 2.940E-01
	
GM.	 PER INPUT UNIT. S UNITS=	 100.0%
NITROGEN	 0.0	 1,900E+03	 C"*3	 PER INPUT UNIT. % UNITS =	LOO.O:.
OXYGEN	 0.0	 4.68CE+01	 CM**3	 PER INPUT UNIT. Z UNITS=	100.0%
Figure 43. Process parameters - POC13 diffusion.
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ESTIMATE DATE:DB/01/77 BY-FRED MAYER, X6334, SCHERVILLE, ZCNE 8 	 CLASS:GRINOING
CATEGORY:PROCESS DEFINITION 	 TECHNOLOGY LEVEL:NEAR FUTURE VATERIAL FCR14:3.40 H WAFER
INPUT UNIT:SHEETS	 OUTPUT UNIT:Sf-EETS	 TRANSPORT IN:500 SHEET CASSETTE
	 TRANSPCRT OUT:500 SHEET CASSETTE
PROCESS YIELD: 95.02	 YIELD GROWTH PRr.FIL£: 0
INFUT UNIT SALVAGE FACTOR: 0.0 	 FACTOR GPW: 0	 SALVAGE OPTION:VALUE IFS
INPUT UNITS:	 0.	 0.	 0.
FLOUR SPACE9FT+ ¢ 2:	 C.	 C.	 C.
DESCRIPT[CA:WAFER EDGE IS PCLISPEO TO MOVE P-N JUNCTION OFF EDGE.
ASSUMPTIONS:
1. 3.40^ DIAMETER WAFER,t1C01 ORIENTATION,P-^TYPE, 1-55 CHM-CM.
2. 500 WAFERS/CASSETTE. MACHINE HOLDS 1 CASSETTE.
NOTE: HEADWAY CONTOUR GRINDER HOLDS 10 CASSETTESv 25 WAFERS PER CASSETTE. SIMILAR COST ASSUMED FOR ABOVE SYSTEM.
3. 1 CPERATOR REQUIRED FOR 4 MACHINES.
4. NOTE: TIME FOR GRINDING NEEDS TC BE VERIFIEC.
5. NOTE: CLEANLINESS HAS TO BE VERIFIED.
k. WAFERS ARE ROUND INC FLATS).
7. 3000 WAFERSIHR * ASSLMING 5 1• ICRCNS RENCVEC PER WAFEP CUT.
8. WATER CCNTAiNS RUST INHIBITOR AND IS CONTINUOLSLV FILTERED WITH DIATOPACICLS EARTF FILTER.
PROCEDURE
1. OPERATOR LOADS MACHINE WITH I CASSETTE.
2. 15 TRACK) MACHINE EXTRACTS 5 WAFERS FROM CASSETTE.
3. L WAFER PLACED ON EACH TRACK (PARALLEL, IN RATER)
4. WAFER HELL AGAINST FLEXIBLE PLASTIC DISK HEAVILY LOADED WITH DIA ;IDND DUST. RIM POLISHED OFF.
5. WAFFRS RINSED ANC SPUN CRY.
6. MACHINE LC'ADS WAFERS INT.D CASSETTE.
T. SEQUENCE REPEATEC [00 ACOITICNAL TIMES PER CASSETTE.
INVESTMENTS
INVESTMENT NAME	 MAX. THRUPLT LNIIS
	
% INPUT UK17S PROCESSED FIRST COST AVAIL. AREA.FT+*2
HEADWAY CCNTCUR GRINDER 	 2700.00 SF/HR	 100.0° $	 54000.	 85.0%	 60.
LAECR
(QL=DIRECT LAECR PERSONS;TL=TCTAL LABOR PERSONS)
NAME	 LABOR REQUIREMENTS BASE 	 N PERSONS/SHIFT/BASE UNIT 	 THRUPUT/HR/PERSON Z INPUT UNITS PRCCESSEC
HOURLY OPERATOR	 HEADWAY CONTOUR GRINDER	 2.500E-01
ENGP. SUPPORT	 HEACWAY CONTOUR GRINDER	 L.CCDE-02
MACH. ATTENDANT	 HFADWAY CCNTCUR GRINDER	 5.000E-02
FOREMAN	 DL	 5.00OE-02
ANNUAL	 SUPPLIES/EXPENSES
EXFEk'4SE NAME
	
FIXED PART	 VARIABLE PART	 UNITS	 EASE
ELECTRICITY	 C.0	 3.000E-01	 KWH.	 PER AVAILABLE INVESTMENT-LOUR CF HEADWAY CONTOUR GRINDER
7IAMCND BLADES,ETC. 	 0.0	 2.220E-03	 S	 PER INPUT UNIT. 2 UNITS= 100.0%
Figure 44. Process parameters - edge polish.
ESTIPATE CATE:08/01177 BY:FREO MAYER *
 X6334• SOMERVILLE * LONE 8	 CLASS: ETCH
CATEGORY:PROCESS DEFINITION 	 T°CHKOLCGY LEVEL:N£AR FUTURE MATERIAL FORM:3.40" WAFER
INPUT UNIT:St+FETS	 OUTPUT uNIT:5d1EETS
	 TRANSPCRT IN--500 SHEET CASSETTE
	 TRANSPORT OUT:500 SHEET CASSETTE
PROCESS YIELD: 99.0%	 YIELD GROWTF± PROFILE: C
INPLT UNIT SALVAGE FACTOR: 0.0	 FACTCR CPA: 0
	 SALVAGE OPTIL! N:FRACTION OF INPUT UNIT VALUE
INPUT UNITS:	 0.	 C.	 C.
FLCCR SPACE*FT**2:
	
0.	 0.	 0.
DESCRIPTION=OXIDE IS REMOVED IN HF
ASSUMPTIONS:
1. 3.40° DIAMETER bAFER * (100] CRIEhTATICh * F-TYPE * 1-5 CHM-CM.
2. 500 WAFERS/BOAT X 1 BOAT/CYCLE X 12 CYCLES/HR- 6CCO hAFERS/HR
3. 2 STATICNS PEP CPEPATCR
4. NEED 1000 LITERS/HR OF MA:cR.
5. NFED 98 ML HF PER 1000 WAFERS. COST= SI.CESE-3 S/G X L.13G/CP**3= 1.23E-35 /CM*•3.
PROCEDURE
1. 1 TEFLON CASSETTE LOADED INTO ETCH IAhF( C0TAIhI" PF.
00	 2. 5 MINUTE ETCH PERIOC.
3. AUTOMATIC TRANSFER 4IA "WAFER CARTRIDGE TPAI+SFER ARM" TO THE FIRST RINSE TANK ISHAMBELAN DESIGNI.
4. 5 MINUTE RINSE IN 1STr 2ND. E 3RD RINSE TANKS {ALTO TRANSFER).
5. 6AFERS HOT AIR CRIEC.
INVESTMENTS
INVESTMENT NAME	 MAX. THRUPUT UNITS
	
E INPUT UNITS PRCCESSEO FIRST COST AVAIL. AREA*FT**2
OXIDE STRIP tiiATICKIB)
	 6000.00 Si-/HR	 100.0% S	 00000.
	
85.0%	 96.
LAVCR
(DL-DIRECT LABOR PERSCNS.YL= TOTAL LABOR PERSCNSI
NAPE	 LABOR PEOUIREMENTS BASE	 A REASONS/SHIFT/BASE UNIT	 THRUPUT/HR/PERSON S INPUT UNITS PRCCESSEO
HOURLY OPERATOR	 OXIDE STRIP STATICh(BI
	
5.000E-01
MAINTENANCE	 OXIDE STRIP STATICNIB)
	 I.5CCE-01
FOREMAN
	 OL	 5.000E-02
ANNUAL	 SUPPLIES/EXPENSES
EXPENSE NAME	 FIXED PART	 VARIABLE PART	 UNITS	 BASE
ELECTRICITY	 0.0	 3.000E+01
	
KITH.	 PER AVAILABLE INVESTMENT--HOUR OF OXIDE STRIP STATIIFH(B)
HYOROFLUCRIC AC[C
	 C.0	 9.800E-02 CP**3	 PER INPLT UNIT. % UNITS- 100.OX
DE--IONIZED WATER	 0.0	 1.230E+06	 CM**'	 PER AVAILABLE INVESTMENT-HOUR CF Ci.ZOE STRIP STATION(BD
Figure 45. Process parameters - glass removal.
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ESTIMATE DATE:07/28/77 	 BY.-DAVE RICHMAN 9
	X?2079 RCA LABS• E-321A CLASS:TEST
CATEGORY-.PROCESS DEFINITION
	 TECH*.CLCGY LEVEL=NEAR FUTURE
	 HATERIAL FORM:3.40" WAFER
INPUT UNIT:SHEETS
	 OUTPUT UNfT:SHEETS
	 TRANSPORT IN_500 SHEET CASSETTE
	 TRANSPORT OUT:500 SHEET CASSETTE
PROCESS YIELD: 99.03	 YIELD GROWTI• PROFILE:
	 0
INPUT UNIT SALVAGE FACTOR: 	 0.0
	 FACTOR GP/: 0	 SALVAGE OPTION:YALUE INS
INPUT UNITS:	 0.	 0.	 0.
FLCOR SPACErFT**2: 	 00	 0.	 0.
OESCR IPT ION: POST DIFFLSION 4 — POINT PRCBE RESISTIVtTIi MEASUREKEHT
ASSLMPTICNS=
1.	 3.4C" DIAMEIEP	 bAFER•ILOO)	 CRIEhTATIChrF— TYPE ♦ 1-5 CHM—CM.
2. 1001 WAFER	 SHEET RESISTIVITY TEST.
PROCEDURE
1. OPERATOR LOA05 CASSETTE INTO PACI"INE.00 2. WAFERS AUTCMATICALLY FED n0 TEST EQL;IPMENT.
3.	 WAFERS SOPTED INTO PAGAZINCS.
INVESTMENTS
INVESTPENT NAME	 MAX. THRUPUT UNITS
	 X INPUT UNITS PROCESSED	 FIRST COST	 AVAIL. AREA9FT**2
SILTEC WAFER	 SORTER — PRCBE	 1450.00 Sh/FR	 100.01	 E	 150000.	 B0. 08 200.
LABOR
ICL=DIRECT LABOR PERSONS;TL = TCTAL LABOR PERSCNS)
NAME	 LABCR PEQUIREPENTS BASE	 A PEPSCAS/SHIFT/BASE UNIT	 THRUPUT/HR/PERSQN INPUT UNITS PROCESSED
FCURLY CPERATCR	 SILTEC WAFER SORTER— PROBE.	 2.5CCE-01
14AINTEN4NCE	 SILTEC WAFER SORTER—PRCBE	 2.0CCE—CI
fff FOREMAN	 OL	 L.000E-01
Q ANNUAL	 SUPPLIES/EXPENSES
EXPENSE NAME
	
FIXED PART	 VARIABLE PART	 UNITS	 BASE
ELECTRICITY	 0.0	 5.000Et 41C	 KI(H.	 PER AVAILABLE INVESTMENT — HOUR OF SILTEC WAFER SORTER—PROBE
Figure 46.	 Process parameters - inspection.
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ESTIMATE DATE:O8/C1/77 $Y:kERNER KERN * X2054, RCA LABS, 03-076
CATEGORY--PROCESS DEFINITICN	 TECHNCLCGY LEVEL:KEAR FUTURE MATERIAL FORM-.3.40 m WAFER
INPUT UNIT:SHEETS	 OUTPUT UNIT:SHEETS	 TRANSPCRT IN:500 SHEET CASSETTE
PROCESS YIELD: 98.0E	 YIELD GRCWTI• PPCFILE: 0
SUBPROCESS USED:SCREEN PRINT WAFER REWCRK	 21.003 CF INFUT PROCESSED
INPUT UNIT SALVAGE FACTOR: O.D
	
FAC -aR GP/: 0	 SALVAGE OPTION.-VALUE INS
	
INPUT UNITS:	 0.	 0.	 0.
FLOOR SPACE, FT**2:
	
0.	 C.	 C.
DESCRIPTICN:SCREEN PRINTING AND SINTERING CONDUCTIVE NETWORK-FRONT
ASSUPPT IONS:
1. 3.40^ !:IAMETER WAFER n [1001 ORIENTATION.P-TIPEs I-5 CHH-C14.
2. BACK METALLIZATICN FATTERN MUST BE SCREEN PRINTED FIRST.
3. AG PASTE: S5.42/TROY OZ. = S.1743/GM, 80% AG, WHEN AG CCSTS 54.40/TROY CZ.
DENSITY OF AG PASTE= 3.75G/C14**3. 13I.IG=1 TRIJY 02.1
2:1 RATIO FOR INK THICKNESS TO PCST FIRInG AC T3•ICKNESS.
NOTE: 5 MILS THINNEST LINE POSSIBLE. b!DTH GREATER THAN OR ECUAL TO 4 TIMES THICKNESS.
4. FRONT AG FINE GRID: 4E COVERAGE, 23 M!LRCNS THICK AFTER FIRING.
5. FRONT BUS BAR: 1% COVERAGE, 200 MICRCNS IFICK AFTER FIRING.
6. SCREEN PRINT C CRY SYSTEM:
ITEM	 CCST	 POWER	 CCMMENTS
LOACER	 IC.7K	 1K14	 INSERTS kAFER INTO PRINTER
PRINTER
	 24.4K	 IKW	 PRINTER APPLIES PATTERN
COLLATOR	 10.OK	 IKW	 FCFPS PARALLEL PEWS FOR CRYER.
DRYER	 25.OK	 I1KW	 DRIES INK I II PRELEAT SMEARING.
RELCADER	 L4.7K	 IKW	 RELOACS WAFERS INTO CASSETTE.
CASSETTES
	
4.CK	 -	 HCLOS kAFERS FCP PRINTER.
	
TCTALS	 88.89	 I5KW
1. SCREEN FRINT E FIRE SYSTEM:
ITEM	 COST	 POWER	 CCPMENIS
LCACER	 10.735	 IKW
	
INSERTS WAFER INTO PRINTER
PRINTER	 24.4K	 IKW	 PRINTER APPLIES PATTERN
COLLATOR	 10.OK	 IKW	 FORM S_ PARALLEL RChS FOR DRYER.
DRYER	 25.09	 IJKW	 DRIES INK TO PREVENT SMEARING.
FURNACE
	
50.CK	 17MW
	
5INTERS PATTERN AT 550 C.
RELCACER	 14.7K	 IKW	 RELOADS WAFERS INTO CASSETTE.
CASSETTES
	
4.OK	 --	 FCLOS WAFERS FCR PRINTER.
TOTALS 138.eK	 32KW
8. BELT->CASSETTE LOACER CAN DC 6000 WAFERS/1•R.
9. SCREEN AT $239 REPLACED 3 TIMES PER CAY FCR FINE GRID.
SCREEN IS REPLACED 2 TIMES PER DAY FOR 13LS BAR SYSTEM.
SALEEGES AT S.40, REPLACE[ CNCE PER YOUR.
Figure 47. Process parameters -- Ag front metallization.
CLASS-METALLIZATION
TRANSPORT OUT:500 SHEET CASSETTE
co
-4
R-71 
Z
t o `
PROCEDURE
1. OPERATOR LOADS CAEEETTE FROM BACK PETALLIZATICA STEP INTO LEADER.
2. SCREEN PRINT E CRY SYSTEM APPLIES FINE GRID.
OPTICAL SCANNER VALIDATES PATTERN. 202 REJECT ESTIMATE.
3. OPFRAIOR LOADS CASSETTE FOR SCREEN PRINT E FIRE EYSTEi4
-
4. SYSTEM APPLIES FRONT BUS BAR C FIRES. (SEPARATE PRINT STEP NEEDED SINCE PATTERN IS THICKER TPAA FINE GRID.)
OPTICAL SCANNER VALIDATES PATTERN BEFCRE FIRING. 12 EUS EAR REJECTS ESTIMATED.
RFJECTS ARE LOACEC INTO A CASSETTE LY BELT-)CASSETTE STACKER FCF REHCRK.
INVESTMENTS
INVESTMENT NAME MAX.	 THRUPLT UNITS	 2 INPUT UNITS PROCESSED	 FIRST COST	 AVAIL.	 AREA.FTtx2
SCREEN PRINT C DRY SYSTEM 1625.00 SH/HR 121.02	 L	 88804.	 BO-01. 800.
OPTICAL SCANNFR-EXCELLCN 1625.00 SF/FR 12I.OR	 S	 15000.	 80.0E L6.
BELT->CASSETTE STACKER 1625.CC SH/HR 121.0%	 S	 L5000.	 BO.0% 0.
SCREEN PRINT E FIRE SYSTEM 1625.00 SF/FR 101.0%	 S	 138800.	 80.0E 1600.
OPTICAL SCANNER-EXCELLCN 1625.00 SF/FR 101.0%	 S	 L5000.	 80.02 16.
EELT->CASSETTE STACKER LE25.C( SH/HR 101.0%	 S	 15000.	 BO_0% 0.
LA£CR
ICE=DIRECT LABOR PERSONS;TL=TOTAL LABOR PERSONS)
NAVE
	 LABOR REQUIREMENTS BASE A PERSONS/SHIFT/BASE UNIT	 THRUPUT/HP/PERSCN
	 % INPUT UNITS PROCESSED
HOURLY OPERATOR	 SCREEN PRINT E DRY SYSTEM 3»330E-01
i+CURLY OPERATOR	 SCREEN PRINT	 S FIRE	 SYSTEM 3.330E-01
ENGR. SUPPORT	 SCREEN PRINT E CRY SYSTEM 2.5CCE-C2
ENGR.	 SUPPORT	 SCREEN PRINT E FIRE SYSTEM 2.500E-02
MAINTENANCE	 SCREEN PRINT E DRY SYSTEM Z.00CF-OL
MAINTENANCE
	 SCREEN PRINT	 C FIRE SYSTEM 2.00OE-01
MAINTENANCE
	 OPTICAL 5CANNFR-EXCELLCN 1.000E-02
MAINTENANCE
	 EEL.T ->CASSETTE STALKER 2.000E-CI
FCREMAN	 CL 1.300E-OL
ANNUAL SUPPLIES/EXPENSES
EXPENSE NAME FIXEC PART VARIABLE PART UNITS	 BASE
ELECTRICITY 0.0 1.500E+01 KWH.	 PER AVAILABLE INVESTMENT-HOUR OF SCREEN PRINT E DRY SYSTEP
ELECTRICITY 0.0 3.200E+01 KITH.	 PER AVAILABLE INVESTMENT-FCUR CF SCREEN PRINT C FIRE SYSTEM
ELECTRICITY O.D 1.000E-01 KHH.	 PER AVAILABLE INVESTMENT-HOUR CF OPTICAL SCANNER-EXCELLCN
SCREENS 0.0 2.8BCF+00 S	 PER AVAILABLE INVESTMENT-HOUR OF SCREEN PRINT E DRY SYSTEM
SCREENS 0.0 1.920E+OC S	 PER AVAILABLE INVESTMENT-HOUR CF SCREEN PRINT E FIRE SYSTEM
SQUEEGEES 0.0 4.000E-01 S	 PER AVAILABLE INVESTMENT-HOUR OF SCREEN PRINT E DRY SYSTEM
SQUEEGEES C.0 4.000E-01 S	 PER AVAILABLE INVESTMENT-HOUR OF SCREEN PRINT E FIRE SYSTEM
SOLVENT-INK 0.0 L.580E-OL CM**2	 PER INPLT UNIT. a UNITS-
	 121.0%
SOLVENT-INK 0.0 1.580E-OL CM A *3	 PER	 INPUT UNIT. % UNITS=	 101.0%
TFERMCCOUPLE * ETC. C.0 6.C6CE-C4 $	 PER INPLT UNIT. Z UNITS= 	 121.01
THERMOCOUPLE.ETC. C.0 6.060E-04 $	 PER	 INPUT UNIT,. 2 UNITS=	101.05
INK AG-FRCNT FINE GRID 0.0 6.740F-O? S	 PER INPLT UNIT. T UNITS=
	 100.OT
INK AG-FRONT FINE GRID LCST 0.0 2.820E-03 3	 PER	 INPUT UNIT. % UNITS-	 21.0%
INK AG-FRONT BUS BAR C.0 1.460E-02 $	 PER INPUTUNIT. X UNITS=	 LO0.C2
IN K AG-FRONT BUS EAR LCST 0.0 E.L50E-03 4	 PER INPUT UNIT. % UNITS- 	 L.O%
Cam-
CLASS:METALLLZATICN
TRANSPCRT OUT:500 SHEET CASSETTE
co
00
ESTIMATE DATE:08/01/77 BY:WERNER KERN, X2094v RCA LABS, 03-076
CATEGORY-.PROCESS DEFINITION 	 TECHNOLOGY LEVEL:NEAR FUTURE MATERIAL FORH:3.40" WAFER
INPUT UNIT:S1-FETS	 OUTPUT UNIT,-SHEETS	 TRANSPORT IN-.500 SHEET CASSETTE
PROCESS YIELD: 98.Ox	 YIELD GROWTH PROFILE: 0
SUBPROCESS USED:SCRE£N PRINT WAFER REWORK 	 C.5C% OF IhFUT PROCESSEC
INPUT UNIT SALVAGE FACTOR: 0.0	 FACTOR CP:$- 0	 SALVAGE OPTION-VALUE INS
INPUT UNITS.
	
D.	 0.	 0.
FLCOR SPACE,FT**2:	 0.	 C.	 C.
DESCRIPTICN:SCREEN PRINTING ANC SINTERING CCNOUCTIVE NETWORK-BACK
ASSUMPTICNS:
1. 3.40 11 CIAMETER WAFER,(1001 CRIENTATIONrP-TYPE, 1-5 OHM-CH.
2. BACK METALLIZATICN PATTERN MUST BE SCREEN PRINTEC FIRST.
3. AG PASTE: 15.42/TROY OZ. = 1.1743/GM, EC$ AG, WHEN AG COSTS 54.40/TROY C2.
DENSITY OF AG PASTE=3.756/CM**3. 1,31.16 = 1 TROY OZ.)
2:1 RATIO FOR INK THICKNESS TO POST FIRING AG THICKNESS.
NOTE: 5 MILS THINNEST LINE POSSIBLE. WIDTH GREATER THAN OR EQUAL TO 4 TIMES THICKNESS.
4, BACK AG GRID- 25% CCVERAGE n 12. MICRCNS THICK AFTER FIRING.
5. SCREEN PRINT E FIRE SYSTEM:
ITEM	 CCST	 POWER	 CCM4ENTS
LOADER	 10.7K	 IKW	 INSERTS WAFER INTO PRINTER
PRINTER	 24.4K	 IKW	 PRINTER APPLIES PATTERN
CCLLATCR	 LOOK	 IKW	 FORMS PARALLEL ROWS FOR DRYER.
DRYER	 25.CK	 11KW	 DRIES INK TC PREVENT SMEARING.
FURNACE	 50.OK	 17KW	 SINTERS PATTERN AT 550 C.
RELCADER	 14.7K	 1KW	 RELCACS WAFERS INTC CASSETTE.
CASSETTES	 4.CK	 -	 HCLDS WAFERS PER PRINTER.
	
TOTALS 138.8K	 32KW
6. BELT->CASSETTE LCADER CAN DC 6000 WAFERS/1-R.
7. SCREEN AT 123 n REPLACED 2 TIMES PER DAY.
SGUEEC.ES AT S.4C, REPLACED ONCE PER 14CUP.
S. 0.5% BACK REWORK ESTIMATED.
9. FIRING CF BACK NESCEC SO THAT PASTE IS NOT REMOVED IN CASE OF FRONT GRID REWORK.
PRCCECURE
L. OPERATCR LCADS CASSETTE FROM PREVIOLS STEP INTO LCADER.
2. SCREEN PRINT & FIRE SYSTEM APPLIES BACK GRID.
OPTICAL SCANNER VALIOATES PATTERN.	 0.5Z REJECTS PFWCRKEC.
REJECTS ARE LOACEC INTO A CASSETTE BY BELT->CASSETTE STACKER FOR REWORK.
3. CASSETTE TRANSFERREC TC FRONT METALLIZATION PROCESS.
4. REJECTS ARE RFWORKED & RECYCLED.
INVESTMENTS
INVFSTMENT NAME	 MAX. TH• RUFUT UNITS	 7	 INPUT UNITS PROCESSED FIRST COST AVAIL. AREA,FT**2
SCREEN PRINT
	
& FIRE SYSTEM	 1625.00 SH/HR 100.5% S	 130600. 80.G% 1600.
CFTTCAL SCANNER-EXCELLCA	 1625.0C SF/FR IOC.5% $	 15000. 80.0% 16.
AELT->CASSEIIE STACKER	 1625.00 S1-/HR 100.5% $	 15000. 80.0% 0.
Figure 48. Process parameters - Ag back metallization.
LAECR
IDL=DIRFCT LAECR P£RSCNS:TL=TCTAL LAEC(t PERSONS)
NAME	 LAECR RECUIREMENTS EASE	 K PERSONS/SHIFT/BASE UNIT	 THRUPUT/HR/PERSON 1. INPUT UNITS PRCCESSEC
NCURLY OPERATOR
	 SCREEN PRINT S FIRE SYSTEM	 3.330E-OL
ENGR. SUPPCRT	 SCREEN PRINT E FIRE SYSTEM
	 2.5COE^02
MAINTENANCE	 SCREFN PRINT C FIRE SYSTEM
	 2.000E-01
MAINTENANCE	 OPTICAL SCANNER-EXCELLCh	 1.000E-02
MAINTENANCE	 BELT->CASSETTE STACKER
	 2.00CF-0100	 FOREMAN
	 DL	 1.000E-01MD
ANNUAL	 SUPFLIES/EXPENSES
EXPENSE NAME
	 FIXED PART	 VARIABLE PART	 UNITS	 BASE
iLECTRICITY	 0.0	 3.200Fa01
	 KWH.	 PEP. AVAILABLE INVESTMENT-HOUR OF SCREEN PRIN3 E FIRE SYSTEM
E:ECTRICITY	 0.0	 I.CCOF-01
	 KBH.	 PER AVAILABLE INVESTMENT-HCUR EF OPTICAL SCANNER-EXCELLON
S r.REENS	 0.0	 1.920E400
	
4	 PER AVAILABLE INVESTMENT-HOUR OF SCREEN PRINT E FIRE SYSTFN
A UFFGEES
	 C.0
	 4.COCE-01
	
S	 PER AVAILABLE INVESTMENT-1-OUP OF SCREEN PRINT C FIRE SYSTEft
SOLVFHT-INK	 0.0	 1.580E-C1
	
CM**3
	 PER INPUT UNIT. S UNITS= L01.0%
THERMQCOU P LE,ETC.	 0.0
	 6.060E-D4
	
f	 PER INPUT UNIT. Z UNITS= 1C1.C%
INK AG-BACK GRID	 0.0
	 2.22CF-02
	 S	 PER INPLT UNIT. % UNITS= 100.07
INK AG-BACK GRID LCST	 0.0
	 9.320E-03
	
f	 PER INPUT UNIT. % UNITS=	0.51.
Figure 48. Continued.
OESTIMATE DATE:08 101/7i BY.-WERNER KERN, X2094, RCA-LABS, 03-076 	 CLASS:AR COATING
CATEGORY:PROCESS DEFINITION	 TECHNOLCGY LEVEL:NEAR FUTURE MATERIAL FORM:3.40^ WAFER
INPUT UNIT:SHEETS	 OUTPUT UNIT:SHEETS	 TRANSPORT IN:500 SHEET CASSETTE TRANSPCRT OUT:500 SHEET CASSETTE
PROCESS YIELD: 99.0E	 YIELC GROWTH PPCFILE: 0
INPUT UNIT SALVAGE FACIORI 0.0	 FACTCR GP#: 0	 SALVAGE UPTICN.-FRACTICN OF INPUT UNIT VALUE
INPUT UNITS:	 0.	 0.	 0.
FLOOR SPACEvFT**2: 	 0.	 0.	 0.
CESCRIPTION:SPRAY-CN ANTIREFLECTION COATING(B)
ASSUMPTIONS:
1. 3. 1400 DIAMETER WAFER,(1C0) OREENTA71CN,F-TYPE, 1-5 EHV-CM.
2. 500 WAFERS/CASSETTE
3. NOTE: IN-HOUSE AR CCAi'NG NEEDS TC BE CEVELCPEC.
LIQUID SPRAY-ON SOURCEITIO2,SIO2) AT SIC/LITER. C.1 CM**3 WILL CCVER I SIDE WITH 0.07 MICRONS.
APPLIEC AFTER FINAL NETALLIZATICN.
4. ROOM REQUIREMENTS: CRY,CLEAN FILTERED AIR, 2830 LITERS/MR/SYSTEM.
5. 0.5 FT**3/MIN OF NITROGEN NEEDED[= 8.5CE+C5 CH**31HR.1
6. ZICCN MCOEL 11000 ALTCCCATER SYSTEM (4185K) INCLUDES:
1. CASSETTE UNLOADER (S15K)
2. WAFER COLLATOR ISLOKI
3. SPRAY MACHINE; AIR FLASH PRE-DRY STATICN; I.R. PRE-CRY;
MICROCOMPUTER FEEDBACK CONTRCLLER;
200 DEG. C. CCAVECTICN OVEN; 4CO EEC. C. CCN%ECTION OVEN.
TOTAL SUBSYSTEM PRICE: SILOK.
4. CASSETTE LOACER (115K)
5. AUTCMATIC SAMPLE EJECT INEEDS CEVELCPMENT, ABOUT $LOKI
6. THICKNESS MONITOR (S10K)
7. CASSETTE PELOACER IFOR SAMPLES) (3LSK1
TOTAL SYSTEM PRICE: S185K
7. NEED SPECS FOR AR COATING STRIP FOR REkCRK.????????
PROCEDURE
I. WAFERS ARE LOADED FPCM CASSETTE TC CCNVEYOR BELT IN ROWS OF 5.
2. WAFERS ARE SPRAYED WITH 3000A OF TITANIA-SILICA PRODUCING LIQUID
SOURCE PATERIAL WITF PRESSURIZED CRY NITRCGEN AS CARRIER GAS.
B. WAFERS ARE AIR-FLASHED TO REMOVE BUBBLES AND TC SETTLE COATING MATERIAL.
4. AFTER DEPOSITICN, WAFER TRANSPORTED VIA BELT TO INFRARED DRYING ZONE TO PERMIT CASSETTE HANCLING.
5. AFTER PRE-ORYY WAFERS LOADED INTC CASSETTE.
6. EVERY LOTF OR 15TH WAFER IS EJECTED AUTOMATICALLY FCR THICKNESS
TESTING BY ELLIPSCMETER; DATA IS FEC TO MICROCOMPUTERIZEO SERVO
MECHANISM AT SPRAY BOCTH.
7. WAFERS WITHIN SPEC ARE RELOADED IN A SEPARATE CASSETTE; FAILED
WAFERS WILL BE STRIPPED IN DILUTE AAMCNIUM FLUDRICE SOLUTION ANC
COLLECTED FOR REPROCESSING.
B. WAFERS ARE BAKFC FCR 15 MIN. AT 200 C. IN AIR.
9, WAFERS ARE BAKED FOR 15 MIN. AT 400 C. IN AIR.
CASSETTES TRANSFERRED TO NEXT PROCESS STEP.
INVESTMENTS
INVESTMENT NAME	 MAX. THRUPUT LNITS	 E INPUT UNITS PROCESSEC FIRST COST AVAIL. AREA,FT**2
ZTCCN MODEL ILD00 AUTOCOATER	 3385.00 SH/HR	 100.0$ E 185030.	 90.0E	 360.
Figure 49. Process parameters - AR spray Coat.
LABOR
(CL=CIPECT LABOR PERSONS:TL =TOTAL LABOR PERSONS)
NAME
	
LABOR REQUIREMENTS BASE
	 V PERSCNS/SHIFT/BASF UNIT 	 THPUPUTIHP/PERSON % INPUT UNITS PROCESSED
HOLRLY OPERATOR	 ZICCN FOOEL 11000 AUTOCOATER 	 5.0CCE-01
MAINTENANCE
	
ZICCN PCDEL 110CC ALTCCCATEP	 1.000E-01
ENGR. SUPPORT	 ZICCN MODEL 1ICCC ALTOCOATEP 	 2.5COE—01
ANNUAL	 SUPPLIES/EXPENSES
EXPENSE NAME
	 FIXED PART	 4AREAELE FART	 UAIls
	
EASE
ELECTRICITY	 0.0	 3.000F*OL	 KUH.	 PER AVAILABLE INVESTMENT — HOUR ZF ZICCN MODEL 11000 AUTOCOATER
NITROGEN
	 0.0	 8.500Ef05	 CH**3
	
PER AVAILABLE INVESTMENT —HOUR OF ZICCN MCDEL 1L000 AUTCCCATEP
IN — HOUSE SPRAY—ON AR COATING C.0
	 L.23CE-01	 CP**3	 PER INPUT UNIT. % UNITS= 105.0%
Figure 49. Continued.
ESTIMATE DATE=G9/20/77 BY:DAVE RICkMAN, X3207, RCA LABS, E-321A	 CLASS=TEST
CATEGORY:PROCESS OEFTNITION 	 TECHNCLCGY LEVEL:NEAR FUTURE MATERIAL FORM0.40 h WAFER
INPUT UNIT:SHEETS	 OUTPUT UNIT:SCLAR CELLS	 TRANSPORT IN:500 SHEET CASSETTE TRANSPCRT OUT:500 SHEET CASSETTE
PROCESS YIELD: 90.0% YIELD GROWTH PRCFILE% 0
INPUT UNIT SALVAGE FACTOR: 0.0 FACTOR GPB: 0	 SALVAGE GPTICN:FRACTICN OF INPUT UNIT VALUE
INPUT UNITS:	 0.	 0.	 0.
FLOOR SPACE,FT**2:	 0.	 0.	 0.
DESCRIPTICN:WAFER ELECTRICAL TEST ANn SORT.
ASSUMPTIONS:
1. 3.40„ DIAMETER WAFER,IICCI ORIE&7ATICN,F-TYPE:, 1-5 CHF-CM.
2. TEST FCR: OPEN CIRCUIT VOLTAGE;SHORT CIRCUIT CURRENT;REVERSE BIAS LEAKAGE; FILL FACTOR.
3. MINICOMPUTER-CChTRCLLED MEASUREMENT OF 12 POINTS ALONG KNEE OF I-V CURVE FOR KNOWN LIGHTING.
4. WAFERS BELOW 103 EFFICIENCY ARE REJECTED. SCX YIELD ESTIMATED.
PROCEDURE
1. OPERATOR LOADS CASSETTE INTC MACHINE.
2. WAFERS AUTOMATICALLY FED TO TEST EQUIPMENT AND MEASCREMEhTS MADE.
t0
	 3. WAFERS SORTED Ih7C MAGAZINES USING CRITERIA TC BE DEFINFC,
rV	 4. OPERATOR REMOVES CASSETTES AS THEY ARE FILLED.
INVESTMENTS
INVESTMENT NAME	 MAX. THRUFUT UNITS	 % INPUT UNITS PROCESSED FIRST COST AVAIL. AREA,FT**2
SILTEC WAFER SORTER-W.E.T. 	 1200.CC SH/HR	 106.0$ $ 175000.	 80.0%	 200.
LABOR
IDL=DIRECT LABOR PERSONS;TL=TOTAL LABOR PERSONSE
NAVE	 LABOR REQUIREMENTS BASE	 N PERSONS/SHIFT/BASE UNIT 	 THRUPUT/HR/PERSON % INPUT UNITS PROCESSED
HOURLY OPERATOR	 SILTEC WAFER SORTER-h.E.T. 	 2.500E-01
MAINTENANCE	 SILTEC SAFER SORTER-N.E.T.	 2.000E-OL
FCRFMAN	 CL	 1.6CCE-01
	
ANNUAL	 SUPPLEES/EXPENSES
EXPENSE NAME	 FIXED PART	 VARIABLE PART	 UNITS	 BASE
ELECTRICITY
	
0.0
	
5.000E400 KWH.	 PER AVAILABLE INVESTMENT-HOUR OF SILTEC WAFER SORTER-W.E.T.
Figure 50. Process parameters - test.
WESTIMATE DATE-07/28/77 BY:D[CK SCOTT, PC4971 * CAMDEN, BLDG. 10-8 	 CLASS:ARRAY FABRICATION
CATFGORY:PROCESS DEFINITION	 TECHNOLOGY LEVEL:NEAR FUTURE MATERIAL FCRM:3.40" WAFER
INPUT UNIT.SCLAR CELLS
	
OUTPUT UNIT.-SOLAR CELLS	 TRANSPORT IN:500 SHEET CASSETTE
	 TRANSPCRT CUT:PICKUP TABLE
PROCESS YIELD: 9E.C%	 YIELD GROHTH t7RCF1LE: 0
INPUT UNIT SALVACE FACTOR: 0.0	 FACTCR GPF: 0	 SALVAGE OPTION:VAL6E INS
INPUT LNITS:	 0.	 0.	 0.
FLOOR SPACE,fT**2=	 0.	 C.	 C.
OESCRIPTICN:PFFLCW SCLCER INTERCCNNECTIONIB)
ASSUMPTIONS:
1. 3.40" DIAMFTER WAFER.(1C01 ORIENTATIOA,P-T1PE, 1-5 CHM-CN.
2. 113 REWORK CPERATCR PER SYSTEM REWORKS STRING TEST REJECTS (= I% OF INPUT)
ARRAY PANEL REWCRK OPERATORS REWORK lE CF PANELS AT RATE OF 2 PER t-R.
3. EACH PANEL CONTAINS 15 STRINGS OF 12 CELLS EACH.
PRCCEDURE
1. FIRST	 INTERCONNECTION STATICN :ROTARlr INDEX TABLE
A. CASSETTE LCADEC WIT1- BACK OF CELL FACE UP.
9. CELL FED TC STATICN 01 9 WHERE IT IS RCTATEC UNTIL SILVER PAC IS CETECTED BY SENSOR. VACUUM PAD SECURES CELL IN POSITICN.
C. AT STATION #2 9 SILVER PAD 15 BURNISHED BOTH SIDES 6 SLIGHT POSITIVE AIR PF:ESSURE USED TO REKOVE RESIDUE FROM EURNISI-EC PAC.
D. AT STATICN 03, SCLCER PASTE COT	 IS APPLIEC TC SILVEREC AREA (BOTTOM FACE)
E. AT STATION 84,	 INSLLATED TAB IS BURNISHED, PCSITICNED ANC SCLCEREC ON SCLCER TAB.
CNCE SCLOERED, TAB IS THEN CUT TO LENGTH.
F. AT STATION 115 n CELL IS FLIPPED EVER. VACUUM STLL MOLDS CELL IN POSITION.
SOLDER PASTE OUT	 IS APPLIED TO TOP FACE OF CELL.
G. AT STATION 86, BOTTOM VACUUM RELEASES E TOP VACULM PICK--LP ARM PICKS UP CELL 8 SWINGS CELL OVER TO STRING TRAY BELT.
2. SECOND	 INTERCONNECT STATION E COMPLETE STRING ELECTRICAL CFECK.
A. VACUUM LINE IS ATTACI-ED TO STRING TRAY, HOLDING CELLS IN PCSITICN.
B. AT SECCND INTERCCNNECT STATION, ARM SWIh65 TC WIPE TAB OVER SOLDER OUT.
TAB IS THEN SnLOEREO CN TOP FACE CF CELL.
C. AT NEXT STATICN, AUTCHATIC TEST PROBE PERFORMS CASK I/V STRING TEST.
IF STRING IS CK, IT CCNTINUES TC STCRAGF RACK.
IF STRING FAILS,	 STRING TRAY IS REJECTED AND REMCLED FREI$
 BELT.
FAILED STRINGS ARE MANUALLY REWORKEC AND THEN oLACFD IN STORAGE RACK.
3. SOLAR PANEL INTERCONNECT TECHNIQLE.
A. PREINSTALLEC BUS EAR WITH EXTERNAL TABS PLACED Ch BELT.
B. "STRING PICK UP TRAY" INTERFACES INTO HCLCER AN4 VACUUM PICKS UP
COMPLETE STRING OF CELLS. STRING PICK UP TRAY THEN bITHCRAhS OUT
OF HOLDER AND PCSTTIChS CVEF ARRAY TRAY.
VACUUM IS RELEASED AND CELLS ARE DEPOSITEC INTC ARRAY TRAY.
C. ARRAY TRAY INDEXED INTO POSITION FOR EACH STRING CF CELLS.
D. TAB 15 WIPED EVER CNTC INTERCONNECT BUS.
E. INTERCONNECT TABS ARE SULDERED12 PLACES PER EACH STRING CF CELLS)
F. CARK I/V ELECTRICAL TEST PERFORMED FOR COMPLETE ARRAY PANEL.
IF PANEL PASSES TEST• PCLDER WITH PANEL PLACED IN STORAGE RACK.
IF PANEL FAILS TEST, PANEL IS MANUALLY REWCRKEC AND THEM PLACED IN STORAGE RACK.
INVESTMENTS
INVESTMENT NAME	 FAX. THRUFUT UNITS 	 % INPUT UNITS PROCESSED 	 FIRST COST AVAIL.	 AREA,FT**2
ROTARY INDEX TABLE SYSTEM	 1200.00 CELLS/HR	 100.0%	 $	 27500. 90.0%	 24.
RS STRING INTERCCNNECT EQUIP	 2440.00 CELLS/FR	 100.05	 S	 1.19000. 90.0;	 36.
PANEL INTERCONNECT STATION	 3600.OD CELLS/HR	 100.02	 S	 180000. 90.0%	 120.
Figure 51. Process parameters -- reflow solder interconnect.
LAECR
(DLuDIRECT LA813R PERSCNS.TL=TCTAL LABOR PERSONS)
NAME	 LABOR REQUIREMENTS EASE	 X PERSONS/SHIFT/BASE UNIT 	 THRUPUT/HR/PERSON R INPUT UNITS PRCCESSEC
HOURLY OPERATOR	 ROTARY INDEX TABLE SYSTEM 	 1.670E-01
PEWCPK. OPERATCR	 ROTARY INDEX TABLE SYSTFI4	 3.330E -01
MAINTENANCE	 ROTARY INDEX TABLE SYSTEM	 1.000E 01
1(1 URLY OPERATOR	 RS STRING INTERCCNNECT ECLIP	 1.000E+00
FA)NTFNANCE
	
RS STRING INTERCCNNECT EQUIP 	 1.00CE—CL
MAINTENANCE
	
PANEL INTERCCNNECT STATION	 1.000E-01
REWCRK CPEPATOP	 THRUPUT	 360.0	 1.0
FCREMAA	 CL	 1.000E--01
ANNUAL
	
SUPPLIES/EXPENSES
EXPENSE NAME	 FIXED PART	 VARIABLE PART	 UNITS	 BASE
ELECTRICITY	 0.0	 0.0	 KWH.	 PER AVAILABLE INVESTMENT—HOUR OF ROTARY INDEX TABLE SYSTEM
ELECTRICITY	 C.0	 C.0	 KhH.	 PER AVAILABLE INVESTMENT — FOUR 4F RS STRING INTERCONNECT EQUIP
ELECTRICITY	 0.0	 C.0	 KhH.	 PER AVAILABLE INVESTMENT-•HCUR Cr PANEL INTERCCNNECT STATICN
AG—PLATED CU s,IRE	 0.0	 ,1.430E-03	 $	 PER INPUT UNIT. $ UNITS= 100.C$
Figure 51. Continued.
FSTIMATF CAT E:07/29/77
	
BY :DICK SCOTT, PC4971, CAMDEN, BLDG. 	 1C-8 CLASS+ARRAY FABRICATION
CATEGEIRY:PREICESS DEFINITION	 TECHNCLCGY LEVEL:NEAR FUTURE 	 MATERIAL FCRM:3.40 9$ WAFER
INPUT UNIT:SOLAR CELLS	 OUTPUT UNIT:ARRAY MODULES 	 TRANSPORT IN:PICKUP TABLE 	 TRANSPORT OUT:CURING RACK
PRCCESS YIELD- 99.5%	 YI£LO GRCWTF PROFILE: 0
INPUT UNIT SALVAGE FACTOR: 	 0.0	 FACTOR GP#t 0	 SALVAGE CPIION:VALUE INS
INPUT UNITS:	 0.	 0.	 C.
FLCOR SPACE * FT*+t 2:	 0.	 0.	 0.
CESCRIPTION:CLASS/PVB/CELL ARRAY ASSEMBLY
ASSL,9PTICNS:
1.	 3.40" DIAPETEP	 hAFEP,(lCO)	 CRIENTATICNrF -TYPE, 	 1-5 CHN-CM.
2. EACI- PANEL CONTAINS 15 STRINGS OF 12 CELLS EACH.
3.	 MATERIAL REQUIREMENTS:
1. FRAME:	 $6.88/160 = S3.82E-02/CELL
2. (;LASS:
	
17.04/LBC =	 53.4;1F-02/CFLL
3. PVB:	 $6.401180 = $3.56E-02/CELL
4. PANEL CONNECTOR:	 SS.CCYIEC = S2.78E-0210ELL
5. GASKET,PVC E AL FCIL TAPES:	 11.0C/18C =	 l5.56E-0310ELL
PRCCECURE
1. CLASS WASHEC ANC CRIECv	 THFN STORED IN CLEAN STORAGE AREA.
2. GLASS 15 PLACEC CN AIR TABLE. PVE IS TEEN PLACED CN GLASS.
ROLLER TRANSVERSES, PVB ADHERING TC GLASS.
GLASS WITF PVE PLACED IN CLEAN STORAGE AREA.
3. GLASS FROM STORAGE RACK PLACED PVB SIDE UP.
ARRAY TRAY FLIPPED OVER, VACLUP HOLDING CELL STRING ASSEMBLY UNTIL PLACED CN PVB.
ARRAY TRAY	 IS	 ALIGNED WIT14 ECTTCM CLASS PLATE.
ARRAY TRAY IS FLIPPED CVER ONTO PVB.
4. SECOND SPEET OF BOTH PVB 6 GLASS ALIGNED KITH BOTTOM GLASS EVER STRING ASSEMBLY OF CELLS.
ARRAYASSEMBLY ENCLCSEB IN VACUUM EAG E SENT TO STORAGE OR AUTOCLAVE.
5. FRAME PIECES CLT, ASSE KBLED, AND SFCT hELCEC.
FRAMES SENT TC CLASS ASSEMBLY LINE VIA CONVEYCR.
6. GLASS PANEL ASSEMBLY REMOVED FRCS+ AUTOCLAVE VACUUM BAG 6 POSITIONED ON ROTATING TABLE.
ALUMIN12EC TAPE IS APPLIED AUTOMATICALLY EVER EDCES AND EOTF SIDES OF CLASS.
TAPE IS WIPED OVER AND FEAT SEALED TO GLASS.
1. RUBBER GASKET PLACED ARCUND GLASS ASSEMBLY 6 ASSEMBLY PLACEC IN FRAME.
GLASS RETAINING FRAME	 INSERTED AND MODULE CCMPLETEO USING PRESS.
S. AFTER FINAL INSPECTICh AND TEST# ARRAY MODULE SENT TO PACKAGING AREA.
INVESTMENTS
INVESTMENT NAME	 MAX. THRUPUT LN17S	 8 110 UT UNITS PRCCESSEC	 FIRST COST	 AVAIL. AREA*FT••2
GLASS/PVB/PANEL ASM. STATICN	 1200.00 CELLS/HR	 100.01.	 E	 582000.	 90.0% 900.
FINAL ASSEMBLY EOLIPMENTLBI	 7200.00 CELLS/HR	 LOO.0%	 1	 27500.	 90.0% 275.
FRAME ASSEMBLY EQUIPMENT 	 21600.00 CELLS/HR	 LOO.C%	 S	 75200.	 90.0x 225.
LABOR
IDL=DIRECT LABOR FERSCNS;TL=TCTAL LABOR PERSONS)
NA14ELABCR REQUIREMENTS BASE	 It PERSONS/SHIFT/BASE UNIT	 THRUPUT/HR/PERSON X INPUT UNITS PRCCESSEC
HOURLY OPERATOR	 GLAS5/PVBIPANEL ASM. STATICN	 4.000E+00
NCURLY CPEPATORFRAME ASSEMBLY EQUIPMENT 	 1.00CE+CO
HOURLY OPERATOR	 FINAL ASSEMBLY ECUIPPENTIE) 	 4.]00E+00
MAINTENANCE	 GLASS/PVB/PANEL ASP. STATION	 1.000E-OL
Figure 52.
	
Process parameters - glass-PVB panel,
LABER
(OL=0IRECI LABOR PERSONS;IL=TOTAL LABOR PERSCNSI
LAME LABCR REQUIREMENTS BASE d PERSGNS/SHIFT/BASE UNIT	 TFRUPUT/HR/PERSON	 X INPUT UNI7S PRCCESSEO
MAINTENANCE FRAME ASSEMBLY EQUIPMENT I.00CE-01
MAINTENANCE FINAL ASSEMBLY EQUIPMENT(E) 1.000E-C1
FOREMAN 0L 1.000E-01
ANNUAL SUPPLIES/EXPENSES
EkPE;NSE NAME FIXED PART VARIABLE PART UNITS	 BASE
ELECTRICITY C.0 C.0 KhH.	 PER AVAILABLE INVESTMENT--1,13UR OF GLASS/PVB/PANEL ASH. STATION
ELECTRICITY 0.0 C.0 KkH.	 PER AVAILABLE INVESTMENT -HOUR EF FRAIN E ASSEMBLYEQUIPMENT
+ .fl	 ELECTRICITY 0.0 0.0 KWH.	 PER AVAILABLE INVESTMENT-HOUR OF FINAL ASSEMBLY EQUIPMEKTIBI
Lh	 FRAME 0.0 3.82CE-02 S	 PER INPLT UNIT. % UNITS=	 100.05
GLASS 0.0 3.910E-02 $	 PER INPUT UNIT. % UNITS= 	 100.08
PVB 0.0 3.56CE-02 S	 PER	 INPUT UNIT. a UNITS=	 IGO.0%
PANEL CCNNE:CTOR 0.0 2.780E-02 $	 PER INPLT UNIT. X UNITS= 	 100.OX
GASKET.PVC E AL FOIL TAPES	 0.0 5.560E-03 5	 PER INPUT UNIT. X UNITS--	 100.C%
Figure 52. Continued.
ESTIMATE DATE-:OT/2B/77 BY:DICK SCOTT, PC4971: CAMLIEN, SLOG. LO —B 	 CLASS:PACKAGING
CATEGORY:PPOCESS DEFINITION	 TECI-NOLOGY LEVEL:EXIST€NG	 MATERIAL FORM:3.40 ft WAFER
INPUT UNIT:ARRAY MODULES
	
OUTPUT LNIT:ARRAY MODULES
	
TRANSPCRT IN:CURING RACK	 TRANSPORT OUT.-BOX
FRCCESS YIELC:100.Ot	 YIELD GROWTH PROFILE: C
INPLT UNIS SALVA{E FACTOR: 0.0
	
FACTOR GPN: 0	 SALVAGE OPTION:VALUE INS
INPUT LNITS:
	 C.	 C.	 0.
FLCGR SPACE,FT**2:	 0.	 0.	 C.
DESCRIPTION:ARRAY MODULES PLACED IN HCCD CRATE.
ASSLNPTICNS:
1. 16.0 FT**2 PANEL.
Z. 1E.0 FT**2 OF WOOD CRATE NEEDED AT S.OB PEP FT**2 OF PANEL.
3. 1 CFERATOR CAN PACKAGE 50 MODULES/HR USING PACKAGING EQUIPMENT.
4. Na THE NUPBER CF PANELS PER NCCC CRATE, IS TC EE CETERMINEC.
PRCCEDURE
1. OPFRATCR PLACES N PANELS FROM STORAGE RACK INTO A SOX.
2. BOX STAPLED.
5. EOX PLACED CM STACK FOR REMOVAL TO WAREHOLSE.
INVESTMENTS
V	 INVESTMENT NAME	 MAX. THRUPUT UNITS	 INPUT UNITS PROCESSED FIRST COST AVAIL. AREA*FT**2
PACKAGING EQUIPMENT	 50.00 A.M./HR
	
LOI1.O-. S	 25000. 100.0	 100_
LABOR
IDL=DIPECT LABOR PERSCNS;TL=TOTAL LABOR PERSONS)
NAME	 LABOR REQUIREMENTS BASE 	 8 PERSONS/SHIFT/BASE UNIT 	 THRUPUT/HR/PERSCN S INPUT UNITS PROCESSED
HOURLY OPERATOR	 PACKAGING EQUIPMENT	 L.300E+00
FOREMAN
	
OL	 I.OnOE-01
ANNUAL
	
SUPPLIES/EXPENSES
EXPENSE NAME	 FIXED PART	 VARIABLE PART	 UNITS	 BASE
BCX F£R MCOULF	 C.0	 L.280E+CC	 S	 PER INPUT UNIT. $ UNITS= 100.0x
Figure 33. Process parameters - packaging.
assembly. The process step that was changed was junction formation and back
diffusin ri. All cases were analyzed at 1, 3, 10, 30, 50, and 100 MW/year.
Case I was ion-implantation on both sides, Case II was spin-on source on the
backside and POC1 3
 in front, Case III was spin-on source on both sides, and
Case IV was print-on source on both sides. The processing tree for these
sequences is shown in Fig. 54. The matrix was run ignoring wafer costs since
all process sequences saturate in cost at a 30 MW/yr production level, a 30-MW
factory desibn is our goal. The spread in cost was about 20% with the lowest
cost being print-on source on both sides (Case IV) closely followed by ion
implantation on both sides (Case I) while the highest was spin-on back and
POC1 3
 front (Case II). We chose the POC1 3 junction formation due to proven
cell efficiency and rejected ion implantation for the near term because pre-
sent machine throughput is inadequate, and increased throughputs to the re-
quired level are not anticipated by 1982.
SAW/ETCH
WAFERS
PRINT OR	 SPIN-ON	 ION IMPLANT
SPIN-ON	 P+ BACK	 FRONT N+ (MASK)	 9
N+ FRONT	 BACK P+
DRIVE-IN
P+	 JUNCTION
POC1 3 N+	 DRIVE- IN
JUNCTION FORM	 AND ANNEAL
INSPECTION
EDGE GRIND
STRIP GLASS
CLEAN
SCREEN PRINT
AND FIRE
METALIZATION
SPRAY-ON
AR COATING
TEST
PRINT OR	 I
SPIN-ON
P+ BACK
DRIVE-IN
JUNCTION
PLANAR?
Figure 54. Cell processing sequence.
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C. IMPACT OF MANUFACTURING VOLUME AND POLYSILICON COST
It is important to determine the level of production for which volume
cast reductions saturate for each of the sheet preparation cases considered.
The results of such a calculation are given here assuming that the processes
which follow the various sheet preparations are the same as shown in Table 6.
We have considered production Levels ranging f rnm 3 to 100 MW/yr and have
shown the impact of single versus multiple pulling of crystal, i.d. sawing
versus wire sawing, and have also considered the limiting case of $0/kg
polycrystalline cost. The results of these calculations are shown in Fig. 55.
The cost reduction with increased volume reflects more efficient use of
capital and labor, while the cost reduction as a function of sheet preparation
reflects cost reduction in materials and expense items.
MANUFACTURING COST
L SPIN -ON BACK DIFFUSION SOURCE
2. POCIg FRONT DIFFUSION
3. SILK-SCREEN Aq METALLIZATION
4, SPRAY-ON AR COATING
5. DOUBLE GLASS-PVB PANEL ASSEMBLY
I	 SINGLE INGOT PULL
1. D. SAW
$25/kq POLY	 WIRE SAW
$0/k9 POLY
MULTI-INGOT PULL.
,L
I	 2	 5	 10	 20	 50	 100
MW/ yr
Figure 55. Cost as a function of manufacturing volume with wafer
preparation and polysilicon cost as parameters.
Since volume cost redactions are saturated for production levels beyond
30 MW/yr, we have based our preliminary factory design at that production
level.
fU)0
v
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D. FACTORY LAYOUT
The final factory layout is shown in Fig. 56. The factory area is
100,000 ft  with provision for office space, cafeteria, storage, receiving,
and warehousing. There also is provision for buffering between critical pro-
cessing steps. The equipment required for this factory is listed in Table 7.
E. SELLING PRICE
We have used the criteria described in Section II in order to arrive at
the final selling price. The procedure requires an estimate of factory
overhead, such as plant, land, equipment (other than manufacturing equipment),
support personnel, materials in storage or in process, and an estimate of the
difference between receivables and payables. The itemized list of these
components is given in Tables 8 and 9. The manufacturing costs are $2.011/W
so that total cost is $2.145/W.
We have assumed that the entire factory and capital equipment are financed
by debt. In order to remove consideration of debit ratio (% of assets financed
by debt) from an estimate of profit, we will assume the following relationship.
Net profit after taxes + after-tax interest = 0.15
First cost of assets
The before-tax interest on the factory is $0.039/W (factory investment)
and the before-tax interest on manufacturing equipment investment is $0.074/W.
Equipment assets are $0.824/W and factory assets are $0.430/W. The before--
tax profit is $0.263/W. Thus, the total price is $2.41/W.
F. CONCLUSIONS - ANALYSIS AND FACTORY DESIGN FOR 1982
From the cost production analyses conducted here, it can be concluded that
that the interim 1982 goal of $2 1W array cost can be achieved in a large-
scale (ti30 MW/yr) factory. The analysis clearly shows that the largest cost
centers and therefore the areas needing the greatest attention are the crys-
tal pulling and wafer sawing operations. Conventional Czochralski single-
ingot pulling and i.d. wafer sawing are too wasteful of materials and result
in a total cost of about $2.50/W. By considering multiple-ingot pulling and
high-yield wire sawing of wafers, we have shown that the cost is reduced to
100
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Figure 56. Factory layout.
TABLE 7. FACTORY EQUIPMENT LIST
1-4
0
N
INVESTMENT SUMMARY
INVESTMENT UNITS $TOTAL $/WATT $CEPR. 1/.WATT $INTEREST $/WATT FT**7.
ALUMINUM BLOCK 363. 29C4. 0.000 415. 0.000 261. 0.000 0.
ANNEALING FURNACE 16. 72000. O.CCc" 10266. 0.000 6480. 0.000 0.
ARGON GAS INSTALLATICN 13. 195000. 0.006 27857. 0.001 17550. 0.,001 0.
BELT->CASSETTE STACKER 16. 24000C. C.CC8 34286. 0.001 21600. 0.001 0.
CASSETTE STACKER 4. 60000. 0.002 8571. C.000 5400. 0.000 0.
CENTER GRINDER 7. 126000. 0.004 18000. 0.001 11340. 0.000 0.
CEhTERLESS GRINDER 7. 168000. O.006 24000. 0.001 15120. 0.001 00
CLAM-SHELL UNLOAGER 4. 12000. 0.000 1724. 0.000 1080. 0.000 0.
CRYSTAL MOUNTING BLOCK 363. 3C855. C.CCL 30855. 0.001 2777. 0:000 0.
CRYSTAL PULLER SPARE PARTS 61. 35075C. O.C12 C. 0.0 31567. 0.001 0.
CUTOFF SAW 16. 38400. 0.001 5486. 0.000 3456. 0.000 0.
DISHING GAUGE 52. 78CC. O.00C 1114. 0.000 702. O.OGO 0.
FINAL ASSEMBLY ECUIPPENT(B) 1. 27500. 0.001 3929. 0.000 2475. 0.000 275.
FRAME ASSEMBLY EQUIPMENT 1. 75200. 0.003 10743. 0.000 6768. 0.000 225.
GRAPHITE PLUG 363. 726. 0.000 IC40 0.000 65. 0.000 0.
GRAPHITE STICK CRYSTAL PCUNT 363. 130680. 0.004 18669. 0.001 11761. 0.000 0.
FEACWAY CONTOUR GRINDER 3. 162CCC. O.CC5 23143. 0.001 14580« 0.000 180.
III MODEL 3 SPINNER-3 TRACKS 36. 1440000. O.C48 2C5714. 0.007 129600. 0.004 2160.
III MODEL 3 OVEN-3 TRACKS IN 36. 720000. 0.024 102857. 0.003 64800. 0.002 2160.
LIFETIME TEST SET 7. 35CCC. O.CCI 5000. 0.000 3150. 0.000 0.
MECHANICAL STACKER 1. 15000. 0.000 2143. 0.000 1350. 0.000 0.
MISCELLANEOUS CP 7. 126000. 0.004 18000. 0.e41 11340. 0.000 0.
NIKON COMPARATOR 7. 4550C. O.CC'e E5CC. O.00.O 4045. 0.000 0.
OPTICAL SCANNER-EXCELLCN 16. 240000. 0.008 34286. 0.0C:: 21600. 0.001 256.
OPTICAL SCANNER-EXCELLCN R&D 1. 35CCC. C.CC1 5000. 0.0.0 3150. 0.000 0.
OXIDE STRIP STATICN(B) 2. 160CCC. 0.GC5 22857. 0.001 14400. 0.000 192.
PACKAGING .EQUIPMENT 1. 25000. 0.001 3571. 0.000 2250. 0.000 100.
CLASS/PVB/PANEL ASM. STATION 1. 562CCC. 0.019 83143. 0.003 52380. 0.002 9000
PANEL INTERCCKhECT STATICN 2. 360000. 0.012 51429. 0.002 32400. 0.001 240.
POCL3 DIFFUSION FURNACE(B) 4. 266400. 0.009 38057. 0.001 23976. 0.001 1100.
POCL3 FURNACE LINERS(8) 4. 224CC. O.CCI 56CC. 0.000 2016. 0.000 0.
POCL3 FURNACE COILS(B) 4. 32000. 0.001 8000. 0.000 2880. 0.000 0.
POCL3 FURNACE PADDLES(B) 4. 32CCC. O.CCI 4571. 0.000 2880. 0.000 0•
PCLYSILICCh INVEhTCRY(P) 61. 102175C. 0.034 0. 0.0 91957 0.063 0.
POT REFILLER 61. 305000. 0.010 43571. 0.001 27450. 0.001 0.
REICFERT PICRCSCCPE 7. 63CCC. O.002 9CCC. 0.000 5570. 0.000 0.
ROTARY INDEX TABLE SYSTEM 5. 137500. 0.005 19643. C.001 12375. 0.000 120.
RS STRING INTERCONNECT EQUIP 3. 357f,00. O.C12 51000. 0.002 32130.. 0.001 -108.
SCREEN PRINT E DRY SYSTEM 6. 5228CC. 0.01E 76114. 0.003 47952. 0.002 4800.
SCREEN PRINT E FIRE SYSTEM 10. 1388000. 0.046 198286. 0.007 124920. 0.004 16000.
SILTEC CRYSTAL PULLER-860 61. 488CCCC. C.163 697143. 0.023 439200. 0.015 27450.
SILTEC HAFER SCRTEP-FRCBE 6. 900000. 0.030 128571. 0.004 81000. 0.003 1200.
SILTEC WAFER SORTER-1s.E.T. 7. 1225000. 0.041 175000. 0.006 1€0250. 0.004 1400.
ULTRASONIC. WAFER CLEANER 1. 6000C. O.CC2 8571. 0.000 5400. 0.000 64.
VARIAN MULTIBLADE SAH 363. 7260000. 0.242 1037143. 0.035 653400. 0.022 21780.
WAFER ETCFING STATION(B) 2. 9CCCC. C.CC3 12857. 0.000 8100. 0.000 400.
WATER RE-CIRCULATOR 11. 132000. 0.0C4 18857. 0.001 11880. 0.000 0.
TABLE 8. FACTORY OVERHEAT] DETAILS
INVESTMENT
	
F t 2
PLANT:
Process	 72,800
Offices	 9,460
Cafeteria	 2,300
Array Storage
	 4,000
Wafer Storage	 3,300
Ingot Storage	 800
Chem. Storage	 3,000
Maint Shops	 2,000
Receiving	 2,300
99,900
LAND	 160,000
Parking & Receiving	 60,000
Office Equipment
Purchased Material for Inspection
and Quality Coattrol
Minicomputers for Payroll and MIS
	 (2)
Cassettes
	 (2100)
SUPPORT PERSONNEL
	
Number
PLANT ADMINISTRATION
Factory Mgr
	 1
Asst Mgr	 1
Secretaries	 1
Receptionist	 1
Industrial Relations 	 1
Secretaries	 1
Financial Services 	 2
Secretaries	 1
Accounting Services	 2
Secretaries/Clerks	 4
Computer Service	 2
Computer Operators	 1/shift
Purchasing	 2
Secretaries	 1
FACILITIES
Guards	 3/shift
Maintenance	 3/shift
Janitors	 3/shift
Warehouse	 1
Material Handlers	 3/shift
Dispensary	 1/shift
industrial Engineering 	 10
Quality Control & Purchased
Material Inspection	 5/shift
Support People (Total)	 107
$	 $/W
7.28M 0.242
0.56M 0.018
0,14Pi 0.005
0.2411 0.008
0.211 0.007
0.05M 0.002
0.18M 0.006
0.IzDi 0.004
0.1411 0.005
8.9111 0.297
0.04M 0.001
0.06M 0.002
0.0211 0.001
0.5M 0.017
0.25Ai 0.008
0.21M 0.007
$/Year $/W
50K 0.002
40K 0.001
10K 0.000
l0K 0.000
18K 0.000
1GK 0.000
60K 0.002
1OK 0.000
45K 0.002
40K 0.001
40K 0.001
48K 0.002
45K 0.002
10K 0.000
144K 0.005
200K 0.007
100K 0.003
25K 0.001
144K 0.005
60K 0.002
250K 0.008
360K 0.012
1719K 0.057
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TABLE 9. FACTORY OVERHEAD SUMMARY
Item	 uantit' Gosh ($) Annual Cost ($) $/W
Support Personnel
	 107 1719K 1719K 0.057
Cassette (4--yr life)
	 2100 210K 52.5K 0.002
Heating, Lighting, and AC 188K 0.006
Insurance 115K 0.004
Local Tares 230K 0.008
Factory Depreciation
(20-yr life) 8970K 448K 0.015
Factory Interest (9/) 9010K 811K 0.027
Support Equipment
Depreciation (7-yr Life) 770K 110K 0.003
Support Equipment
Interest (9%) 770K 69K 0.002
Receivables (30 days) 	 (9%) 5000K 450K 0.015
Payables (30 days) (9Z) (1750K) (158K) (0.005)
Total 0.134
$2.01/W, which points out the need for tb.e full development of these tech-
niques by 1982. But even in this case, the cost of wafer preparation =9 rises
2/3 of the total panel cost, so that additional cost reductions will have
great impact on achieving the $21W goal by 1982.
An optimistic view can be taken for the costs of the remaining process
sequences of junction formation, metallization, AR coating, anal panel assembly
as their costs remain within acceptable limits after repeated analysis and
some redesign of the panel.
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SECTION IV
EXPERIMENTAL PRODUCTION STUDY OF SILICON
SOLAR CELL ARRAY MODULES
A. INTRODUCTION
As reported in Section II, conceptual studies were made of manufacturing
process sequences for the large-scale production silicon solar array modules
which could be sold for $0.50/peak W in 1986. As a result of that study, the
major elements of the most cost-effective manufacturing sequence were identi-
fied and described in detail. Those results are summarized in Figs. 57, 58,
and 59 for three such sequences which differ only in the junction-formation
process. The purpose of the work conducted over a 6-month period and re-
ported here was to evaluate the sensitivity of these processes to changes in
the primary variables and to identify the critical variables relating to cost
and performance.
The work consisted of three phases: a experimental production study;
screen-printed metallization development; and panel design and assembly. The
purpose of the experimental production is to produce a statistically signifi-
cant quantity of solar cells in order to assess the process parameters which
affect cell performance. Subsection B of this report describes the results of
operating that experimental line for the three junction-formation processes
of Figs. 57, 58, and 59. Screen printing of the contact patterns onto the
solar cells is an essential element of the low-cost manufacturing; however, it
is not now a highly reproducible process. Subsection C describes the develop-
ment conducted in assessing Ag and Al inks and experimental results obtained
in screen printing these inks on test structures and solar cells. Subsection
D discusses a double-glass panel designed to meet presently expected electrical
and environmental conditions. Preliminary results of a lamination technique
used to construct such a panel are also described.
B. MERIMENTAL PRODUCTION STUDY
1. Basic Processes and Equipment
The three manufacturing sequences of figs. 57, 58, and 59 were simulated
in an experimental production line located at the RCA Solid State Division,
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COST ANALYSIS:CASE II:SPIN-ON +POCL3 OIFFUSION(BI 	 02/03/77 33:09=16 PAGE 1
? PROCESS COST OVERVIEW-S/WATT
ASSUMPTIONS. 0.717 WATTS PER SOLAR CELL AND S 0.0	 FOR 7.8 CH (3") DIAMETER WAFER
STEP YIELD PROCESS MAT*L. D. L. EXP. P. OH. INT. OEPR. SUSTOT SALVG. TOTALS X INVEST x
1 99.05 SYSTEM "Z" WAFER CLEANING (8) 0.0 0.002 0.002 0.000 0..030 0.000 00005 0.0 0.005 1.3 0.003 1.0
2 95.0% SPIN-ON SOURCE=1 SIDE 481 0.007 0.010 0.000 0.005 0.002 0.003 0.026 0.0 0.026 6.9 0.018 6.5
3 99.0% POCL3 DEPOSITION AND DIFFUSION (A) 0.0 0.017 0.028 0.021 0.003 0.004 0.073 0.0 0.073 19.3 0.031 11*6
4 95.01 EDGE POLISH (8) 0.0 0.002 0.004 0.001 0.000 0.001 0.008 0.0 0.008 2.0 00005 2.0
5 99.0% GLASS REMOVAL (8) 0.0 0.002 0.001 0.001 0.000 0.001 0.005 0.0 0.005 1.3 0.005 1.8
?	 6 99.0% POST DIFFUSION INSPECTICN (B) 0.0 0.003 0.000 0.003 0.003 0.004 0.013 0.0 0.013 3.6 0.030 11.1j	 7 98.0% THICK AG METAL-FRONT:AUTO (6) 0.925 0.009 0.011. 0.012 0.006 0.009 0.071 0.0 0,071 18.7 0.062 23.1
8 9B.0% THICK AG METAL-BACK:AUTC 181 0.024 0.004 0.005 0.005 0.003 0.004 0.044 0.0 0.044 1L.6 0.031 110
9 99.0., AR COATING.-SPRAY-ON (8) 0.002 0.004 0.002 0.001 0.001 0.001 0.011 0.0 0.011 2.8 0.006 3.1
10 80.0% TEST (B) 0.0 0.004 0.000 0.003 0.004 0.006 0.018 0.0 0.018 4.7 0.042 15.6
11 98.0% INTERCONNECT:GAP WELDING (8) 0.002 0.006 0.002 0.002 0.002 0.003 0.016 0.0 0.016 4.3 0.019 7.2
12 100.0., DOUBLE GLASS PANEL ASSEMBLY (31 0.072 0.002 0.002 0.001 0.001 0.002 0.080 0.0 0.080 21.1 0.014 5.1
O	 13 100.0% ARRAY MODULE PACKAGING (AJ 0.007 0.001 0.0 0.000 0.000 0.000 0..009 0.0 0.009 2.4 0.000 0.2j	 0% 64.6'6 TOTALS 0.138 0.066 0.057 0.054 0.024 0.038 0.378 0.0 0.378 100.0 0.269 100.0% 36.47 17.46 15.11 14.37 6.41 10.16 100.00
NOTE: (A)=EXISTING TECHNOLOGY; (8)=NEAR FUTURE; (C1=FUTURE	 ANNUAL PRODUCTION: 50.0 MEGAWATTS.
Figure 57. Cost summary -- spin--on + POC13 diffusion
COST ANALYSIS:CASE
	 1II:SPIN-ON 2
	
SIOESI81 02/03/77 13:09:18 PAGE	 1
PROCESS COST OVERVIEW-S/MATT
ASSUMPTICNS: 0.717 WATT5 PER SOLAR CELL AND S 0.0	 FOR 7.8 CM (3")
	
DIAMETER WAFER
STEP YIELD PROCESS MAT'L. 0. L. EXP. P. OH. TNT. DEPR. SUBTOT SALVG. TOTALS % INVEST 1
1 99_02 SYSTEM "Z" WAFER CLEANING 181 0.0 0.002 0.002 0.000 0.000 0.000 0.005 0.0 0.005 1.3 0.003 1.0
2 95.0% SPIN-ON SOURCE:2 SIDES 18) 0.014 0.030 0.001 0.012 0.004 0.007 0.068 0.0 0.066 18.5 0.046 16.4
3 98.0% DIFFUSION (8) 0.0 0_009 0_002 0.002 0.001 0.003 0.016 0.0 0.016 4.5 0.012 4.3
4 95.01 EDGE POLISH (e) 0.0 0.002 0.004 0.001 0.000 0.001 0.008 0.0 0.008 2.1 0.005 1.9
5 99.07 GLASS REMOVAL (81 0.0 0.002 0.001 0.001 0.000 0.001 0.005 0.0 0.005 1.3 0.005 1.7
6 99.0% POST DIFFUSION	 INSPECTION IB) 0.0 0.003 0.000 0.003 0.003 0.004 0.013 0.0 0.013 3.7 0.030 10.8
7 98.0% THICK AG METAL-BACK:AUTO 18) 0.024 0.004 0.005 0.005 0.003 0.004 0.045 0.0 0.045 12.3 0.031 11.2
8 98.0% THICK AG METAL-FRONT:AUTO (8) 0.024 0.009 0.011 0.012 0.006 0.009 0.070 0.0 0.070 19.4 0.062 22.4
y 99.01 AR COATING:SPRAY-Ch (BI 0.002 0.004 0.002 0.001 0.001 0.001 0.011 0.0 0.011 3.0 0.008 3.0
10 80.0% TEST (B) 0.0 0.004 0.000 0.003 0.004 0.006 0.018 0.0 0.018 4.8 0.042 15.1
IL 92.07 INTERCONNECT:GAP WELDING (a) 0.002 0.006 0.002 0.002 0.002 0.003 0.016 0.0 0.016 4.5 0.019 7.0
12 100.0% DOUBLE GLASS PANEL ASSEMBLY (8) 0.072 0_002 O.OD2 0.001 0.001 0.002 0.080 0.0 0.080 22.0 0.014 4.9
O	 13 100.02 ARRAY MODULE PACKAGING (A) 0.007 0.001 0.0 0.000 0.000 0.000 0.009 0.0 0.009 2.5 0.000 0.2v 64.01 TOTALS 0.145 0.078 0.03i 0.043 0.025 0.041 0.363 0.0 0.363 100.0 0.278 100,0
I 39.87 21.52 8.63 11.87 6.89 11.22 100.00
NOTE: IA1=EXISTING TECHNOLOGY;	 (BI-NEAR FUTURE; (C)=FUTURE	 ANNUAL PRODUCTION:	 50.0 MEGAWATTS.
Figure 58. Cost summary - spin-on 2 sides.
COST ANALYSIS:CASE INCH IPPLANTATION(8] 	 02/03177 13:09:18 PAGE I
PROCESS COST OVERVIEW--S/WATT
ASSUKPTICNS:	 0.717 WATTS PER SOLAR CELL AND S 0.0 FOR 7.8 CH (3") DIAMETER UAFER
STEP YIELD PROCESS 	 NAT'Le 0. L.	 EXP. P. OH.	 INT. OEPR. SUBTOT SALV . TOTALS	 X INVEST	 Y
1 99.0% SYSTEM "Z° WAFER CLEANING 	 13)	 0.0	 0.001 0.001 0.000 0. 000 0.000 0.003 0.0	 00003	 1.0 0.002	 0.5
2 98.0% ION IMPLANTATION : 2 SIDES	 ( B)	 0.0	 0.010 0.010 0.009 0 .013 0.020 0 .061 0.0	 0.061	 17.9 0.140 38.8
3 98.0% DIFFUSION	 (B)	 0.0	 0.009 0.002 0.002 0.001 0.003 0.016 0.0 	 0.016	 4.8 0.012	 3.3
4 99.01 POST DIFFUSION INSPECTION 	 (B)	 0.0	 0.003 0.000 0.003 0.003 0.004 0.013 0.0	 0.013	 3.9 0.030	 8.3
5 98.01 THICK AG METAL-BACK:AUTG 	 (B)	 0.024 0.004 0.005 0.005 0.003 0.004 0.045 0.0 	 0.045 13.0 0.031	 8.6
& 98.0E THICK AG METAL FRONT:AUTO 	 (8]	 0.024 0.009 0.011 0.012 0.006 0.009 0.070 0.0 	 0.070 20.5 0.062	 17.2
7 99.0% AR COATING:SPRAY-ON 	 (8)	 0.002 0:004 0.002 0.001 0.001 0.001 0.011 0.0 	 0.011	 3.1 00006	 2.3
8 80.0% TEST	 (8]	 0.0	 0.004 0:000 0.003 0.004 0.006 0.016 0.0	 0.018	 5.1 0.042	 11.6
9 9B.0% INTERCONNECT:GAP WELDING 	 IB)	 0.002 0.006 0.002 0.002 0.002 0.003 0.016 0.0 	 0.016	 4.7 0.019	 S.4
10 100.0; DOUBLE GLASS PANEL ASSEMBLY	 (8]	 0.072 0.002 0.002 0.001 0.001 0.002 0.080 0.0 	 0.080 23.3 0.014 	 3.8
C)	 11 100.0% ARRAY MODULE PACKAGING 	 (A)	 0.007 0.001 0.0	 0.000 0.000 0.000 0.009 0.0 	 0.009	 2.6 0.000	 0.I
co	 70,21 TOTALS	 0.131 0.053 0.035 0.036 0.032 0.053 0.343 0.0 	 0.343 100.0 0.361 100.0
	
1 38.21 15.54 10.31 11.09 	 9.48 15.36 100.00
NOTE: IA]=EXISTING TECHNOLOGY; (B]wNEAR FUTURE; (C)=FUTURE	 ANNUAL. PRODUCTION: 50.0 MEGAWATTS.
^t	
Figure 59. Cost summary - ion implantation.
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Somerville, NJ. A process flow chart showing the sequence of steps used in.
the fabrication of 3--in.-diameter solar cells is given in Fig. 60. The basic
processes and equipment are described below.
a. Silicon Wafers - The solar cell substrates used in this project are
obtained from RCA, Mountaintop, PA, and from Siltec Corp., Menlo Park, CA.
The solar cell substrates are 3-in., p-type silicon wafers with <100>
crystal orientation. Those wafers prepared by RCA Mountaintop from a boul,e
purchased from Monsanto are front-surface polished and have a saw/etched
back surface. Wafer thickness is 0.020 in., nominal., and the bulk resistivity
ranges from 5 to 10 ohm-cm. The wafers supplied by Si.ltec Corp. are front-
surface polished and back-surface etched.. Wafer thickness is 0.015 in., nominal;
bulk resistivity ranges from 1 to 2 ohm-cm.
b. Process Descriptions
(1) Junction Formation -- Three methods were tested: ion-implantation of
phosphorus and arsenic, a spin--on phosphorus source, and gaseous diffusion
from phosphorus oxychloride. In all cases the back contact is made through
a high-concentration boron diffusion.
Ion Implantation -- The Somerville Extrion 200-1000 implant machine uses
a gaseous source of phosphrue or arsine for the n-type implant and boron
trichloride for the p-type implant. The machine is capable of delivering up.
to 3-mA beam current in the range of 5 to 200 keV.
The implanter can accommodate 26 3-in.-diameter wafers at a time. Junc-
tion implant times are on the order of 10 minutes depending on species and
experimental requirements. Holders have been designed which are capable of
masking the surface peripherally so that a planar structure results which does
not require further etching to define the junction.
Typical doses were 1 x 1015 phosphorus and 1.5 x 1015 arsenic atoms per
cm2 . Boron was implanted into the back of the wafers at a dose of tit x 1015
atoms per em2 and simultaneously driven--in in the junction anneal. step.
Spin--on Diffusion Source
.
- A Headway EC 100 spinner is used to apply
spin-on diffusion source, dispensed from a hypodermic syringe. A variety of
proprietary solutions made by Emulsitone Co., Whippaay, ' N3, has been used to
*Headway, Corp, Garland, TX.
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obtain phosphorus and boron films. Care is taken to ensure proper ventilation
and safety precautions in handling the toxic solutions.
Phosphorus Oxychloride Deposition and Diffusion - A Therir,co SPARTAN
furnace is used, fitted with flotrmeters, bubbler, and exhaust. Deposition and
diffusion occur simultaneously. A typical cycle is 10 minutes preheat in
nitrogen to reach thermal equilibrium, 45 minutes at temperature with oxychlo--
ride flowing, 10 minutes in nitrogen-10% oxygen while the wafers are slowly
withdrawn at about 50 mm per minute by a programmed puller.
All furnaces are monitored weekly, and the data are recorded together
with information on any adjustments. The absolute calibration is maintained
by the in-house standards department, which carries out periodic checks on all
instruments and refers these to National Bureau. of Standards traceable standards.
(2) GZeaning, Etching, and Photo Zithography - These operations are performed in
laminar flour stations using procedures which are standardized for semiconductor
device fabrication. All reagents are "Electronic Grade"; the ring a w4tex is
deionzzed, filtered, and monitored to ensure that its resistivity is over 18
Mohm-cm.
Wafers are "Standard Cleaned" first in SC-1, a 1:1:5 mixture of ammonia,
hydrogen peroxide, and water, then, in hydrofluoric acid, and finally in SC--2
which is hydrochloric acid, hydrogen peroxide, and water again in a 1:1:5 mix-
ture at 85 to 95% for over 15 minutes. This cleaning technique is specially
designed to remove films that inhibit wetting, and to remove the thin native
oxide; finally, SC-2 removes virtually all metallic contaminants that may reduce
the carrier lifetime in the finished device. For preimplant cleaning, an
equally good alternative method has been used, based on a mixture of equal
volumes of sulphuric acid and hydrogen peroxide at over 80°C. A standard
photolithographic technique is used, based on Shipley A21350J, to produce the
fine-line metal patterns used in the experimental stage. Wafers are stored
and transported in fluorocarbon carriers with dust-tight lids and transferred
to quartz boats wherever required. Oxides and glasses such as the spin-an
dopant source are removed by etching in hydrofluoric acid, followed by rinsing
in deionized water and drying.
(3) Edge Contouring - When a spin-on source or phosphorus oxychloride is used
to produce the junction, and in the case of ion implants when the edge mask
wafer holder is not used, it is necessary to either lap, grind, or etch the
junction on the wafer periphery to separate the heavily doped n- and p-type
regions from each other. This can be done conveniently by either an edge or
contour grinder or by lapping the edge with a slurry of garnet* in water and
then cleaning.
(4) MeraUlmation - During the initial phase of this work while the details
of screen-printing metallization are being investigated, the metal pattern is
either evaporated through a metal mask or photolithographically defined.
The pattern 18 shown in Fig. 61. The back contact metal is not patterned.
The metal is evaporated in a Veeco 775 equipped with an Airco-Temescal electron
gun and planetary mechanism that permits uniform evaporation of 21 wafers at a
200mil	 32 FINGERS/SIDE
90m11	
FLAT	 Emil WIDEI r^	 84mil CENTERS
i	 100mil
i
1	 1266miI	 ^	
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f	 i	 t
I	 ti
1
1
^	 ^	 I
1
1350mi1
`	 !	 3" WAFER DIAMETER
^^ 30m11
Figure 61. Metallization pattern
*The garnet used was corundum #1600 (9.5 gym), Zendix Abrasives 'Div.,
Westfield, MA..
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time. The usual metallization is 0.2 pm of titanium followed by 3 um of silver,
and it is monitored by an Airco-Temescal XMS-3 thickness gage. A fraction of
cells will continue to be metallized in this fashion for control purposes.
(6) AntirefZection (AR) Coating - Emulsion: titaniumsilica film* is applied
using a Headway spinner to obtain a layer of about 70 to 80 nm. This is
baked at an average temperature of 450°C in a Watkins-Johnson variable-speed
belt furnace having six-heat-zone controls, in air. The wafers pass through
the hot zone, which peaks at 500°C, in 10 minutes. The metallization is
sintered at the same tame.
2. Documentation and Measurements
a. Process Measurements and TraveZog - Incoming wafers are inspected and
measured at the receiving station and the data entered into the record
(Fig. 62) together with the ordering details, vendor, lot numbers, and re-
ceiving dates. When wafers are drawn from the inventory, they are marked
with the solar cell lot number by diamond scribing in small figures near the
reference flat, and an entry is made into the solar cell travelog (Fig. 63).
A process lot number is assigned and subsequent measurements and observations
are entered onto the travelog. A copy of the shipped cell travelog is then
filed. Individual measurements on eac'i wafer are recorded at the various
checkpoints on log sheets like those shown. in Figs. 64 and 65. New experi-
mental runs or changes in scheduling are recorded on the form shown in
Fig. 66.
(1) Resistivity and Sheet Resistance - A collinear Fells probe head in conjunc-
tion with a Keithley** "Type-All" instrument is used for both measurements.
Bulk resistivity is measured with tungsten carbide, 40-pm radius probe tips,
loaded with 50 g, while the sheet resistance of the very thin junction layers
is measured with "blunt" probe tips having 100-um radius, loaded with 40 g. The
procedures outlined in ASTM F-84-73 and FF 374-74 are followed. Uniformity is
checiced by reading the sheet resistance in five places on each selected wafer.
*Titaniumsilica film Type-C, purchased from Emulsitone Co., Whippany, N.J.
**Keithley Instruments, Cleveland, OR.
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Balk Resistivity Measurements
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Figure 64. Solar cell bulk resistivity measurement chart.
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Figure 66. Chart for recording changes.
(2) Junction Depth - To obtain a junction depth measurement a Philtec Instrument
Co.* 2015 D groovej: is used, followed by staining the p-n junction with the
silver stair_ described in ASTM F 110-72, reagent 6.6. Since this is a destruc-
tive measurement, only one wafer per lot of 25 is checked for junction depth
routinely. However, some batches are sampled in more detail to obtain statis-
tical data.
.(3) Wafer Thickness - Thickness is measured on each incoming wafer in five
places with a Bausch and bomb** Microline DR Optical. Gage 25 B. The instru-
ment is calibrated periodically against National Bureau of Standards thickness
gages.
(4) Antirefbection Coating and Meta Uization Thickness - After the antireflec--
tion coating is baked., a wafer is coated with an etch mask such as wax or etch-
resistant tape in a way that permits a straight edge to be defined. This is
done by etching in hydrofluoric acid; then the mask is removed. The step
Height or metal thickness is determined by a surface profil.ometer such as a
Talysurf made by Engis Equipment Corp.*** A set of wafers with a known AR coat-
ing thickness has been collected and is used for visual comparison, as routine
process control..
*Phil.tec Instrument Co., Philadelphia, PA.
**Bausch and bomb, New York, NY.
***Engis Engineering Corp., Mortongrove, IL.
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b. SOZar CeZZ EZectrieaZ Tests - All completed cells are electrically
characterized by a simulated AM-1 illuminated I-V and power output measurement.
This measurement is accomplished using an ELH photoflood lamp and dynamic
electronic load. The calibration and measurement procedure followed that
specified by NASA-Lewis in their publication NASA TM X-71771.
A set of cells from the extremes of the performance distribution were
selected for detailed diagnostic measurements. These measurements included
spectral response, junction I--V characterization, and lifetime (diffusion
length).
3. Summary and Correlation of Solar Cell Results
a. Comparison of CeZZ Performance
(1) Junction Formation - A summary of the average AM-1 parameters for solar
cells fabricated by ti,e three junction-formation processes is given in Table 10.
The data are divided into high and low resistivity categories, with nine lots
(25 wafers/lot) run with 7 to 8 ohm-cm (20-mil-thick) wafers and eleven lots
run with 1 to 2 ohm-cm (15-mil-thick) wafers, The illuminated solar cell
parameters lasted are average values for each set of lots.
TABLE 10. SUMWaY OF AM-1 CELL PERFORMANCE FOR THREE
,?UNCTION-FORMATION PROCESSES
7 to 8 ohm-cm
	
l to 2 ohm--cm
Junction	 Ise Voc	 q	 No.	 Ise Voc	 No.
Formation	 (A)	 (V)	 (%)	 Lots	 (A)	 (V)	 (%)	 Lots
Gaseous (POC1 3 )	 1.37 0.560 11.9	 3	 1.20 0.560 10.2	 2
Spin--On (P)	 1.25 0.530 10.6	 4	 0.97 0.52	 7.8	 3
Ton Implantation (P)	 1.20 0.520 9.9	 2	 1.11 0.535	 9.5	 2
Ion Implantation (As)	 -	 -	 -	 0	 1.01 0.500 9.1 4
Some conclusions which can be drawn from these data are:
(a) The gaseous (POC13) diffusion junction-formation process yielded the
best cells overall.
s
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s(b) Cells made from 1-- to 2-ohm-cm wafers had considerably lower short--
circuit current than those made from the 7-- to 8--ohm-cm wa- fers . This
conclusion should not be taken as a general result since the silicon j
vendor was different for each of the two resistivity ranges, and ex-
amination of the wafers by preferential chemical etching (Wright etch)
revealed that the lower resistivity wafers had a considerably' higher
defect density than the 7-- to S-ohm.-cm. wafers. This does, however,
point out the importance of starting wafer quality in obtaining good
solar cell performance.
(c) The ion-implantation process yielded Lower values of short-circuit and
open-circuit voltage than the other two junction-formation processes.
The arsenic-implanted junctions were generally slightly poorer than
phosphorus--implanted junctions. Spectral response data and pulsed
recovery measurements show that the minority carrier lifetimes for
cells with ion--implanted junctions are low ('vl ps), resulting in
diminished quantum efficiency at long wavelengths.
(d) The results for the spin-on phosphorus diffusion are encouraging;
a
however, more work is needed to assure stability of the liquid spin-
on source and reproducibility of this process. i
(2) Variations in CeU Characteristics and Junction Parameters -- In most
categories an insufficient number of cells were completed to determine the
nature of the statistical distribution of cell efficiencies. However, assess-
ments were made of the spread in cell parameters for each junction-formation
technology. The mean and standard deviations in measured cell parameters and
sheet resistance of the junction layer for typical sets of cells are given in
Table 11.
Although these data include the effects of a "learning curve" associated
with the start-up of the experimental line, some preliminary conclusions and
iobservations can be made,
(a) The tightest distribution in cell parameters (except fill factor)
was obtained from cells fabricated using POCK gaseous diffusion
for junction formation,
(b) The deviation (ti16%) in sheet resistance for the spin-on phosphorus
source is larger than all others, but does not result in abnormally
large variations in cell parameters,
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TABLE 11. STATISTICAL VARIATIONS IN CELL PARAMETERS
Sheet
A11-1 Cell Parameters Resistance
Junction
Formation
_
Esc Sisc
_
$FF Voc Syoc R© 5Qn FF
POC1 3 11.86 0.68 1.41 0.028 0.640 0.04 0.560 0.012 50.6 4.2
Spin-On (P) 9.46 0.71 1.26 0.042 0.610 0.03 0.530 0.012 97.9 15.6
Eon Implantation (P) 8.04 1 . 02 1.09 0.056 0 . 590 0.04 0.540 0.020 218 .1 11.1
Eon Implantation (As) 7.81 1.09 0.938 0.098 0.701 0.02 0.510 0.020 84.4 4.1
*5 i
 = standard deviation for i th variable.
(c Y, The large deviations in cell parameters (primarily I sc) for the ion-
implanted cells do not correlate with the very small variations in
sheet resistance obtained with this process. This is consistent
with the earlier observation of low minority carrier lifetime in the
base of ion-implanted cells. Low lifetime also relates to the low
value (0.510 V) of average open-circuit voltage (Voc) in the case of
arsenic--implanted cells.
Another observation not shown by the above data is that low values of
fill-factor and Voc were traced in some cases to poor ohmic contacts on the
back of the cells. This was especially true for processes using diffusion
temperatures less than 900°C, because it was found that very little boron
diffuses into the back at these temperatures making it more difficult to form
a good low-resistance back contact.
Also of importance is the junction. quality as reflected in the I-V
characteristics and related shunt-leakage resistance. Typical I-V charac-
teristics for each junction process measured under illuminated conditions are
shown in figs. 67, 68, 69, and 70. In these figures, the junction or diode
n-factors, saturation current density (Jo), and shunt resistance (RSH) typical
of each process are listed.
Examination of the completed cells revealed that the shunt leakage is due
mostly to physical damage on the front surface of the cells incurred in handling
the wafers. This problem would be reduced considerably ^.n an automated Line
where wafers are moved in cassettes or by air tracks.
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Figure 67. Typical I—V characteristic, POCI 3 process.
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Figure 68. Typical I—V characteristic, spin—on phosphorus.
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Figure 69. Typical I—V characteristic, ion implantation (P).
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(3) Diffusion Temperature - Diffusion temperatures ranging from 800 to 1000%
were used in the junction-formation processes. Examination of the average
short--circuit current for lots diffused at different temperatures revealed a
general trend toward lower short-circuit current for higher diffusion tempera-
ture. Data illustrating this trend are shown in Fig. 71. This result is in
agreement with other work in this field indicating that lower diffusion tempera-
tures are preferred for solar cell processing..
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Figure 71. Short-circuit current as a function of temperature.
(4) Performance and Characteristics of Spin--on AR Coatings - The titaaiumsilica
film, type-C has a reported index of refraction of 1.96. The reflection and
absorption properties of this product when applied to a polished silicon wafer
in accordance with the procedures outlined in subsection XV.B.l.b above were
measured and are shown in Fig. 72. The low reflection and absorption proper-
ties combined with the-ease of application (non vacuum process) snake this spin--
on film technique an attractive candidate for a low-cost antirefleetion process.
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Figure 72. Reflection and absorption properties of spin--on
titanium silica film as a function of wavelength.
Some of the properties and problems encountered in its use on metallized, 3-in.--
diameter solar cells are:
(a) From experience with small (2 by 2 cm) cells, an increase in short--
circuit current of 42% is normally achieved when spin.-on titanium-
silica film is applied to the polished surface. For the 3-in.-
diameter cells this factor averaged 36%. This reduction is due
mostly to nonuniformities caused by interaction of the spin-on liquid
with the metal pattern as discussed below.
(b) Nonuniform film thickness was encountered when this liquid is spun
onto cells having metallization thicker than %4 pm. This becomes
extremely severe for thick-film. (>10 }gym) screen-printed metal.
b. Szmary of Yield AnaZyszs - A yield survey was made. The survey included
material handling from the incoming inspection station up to final electrical
testing. No yield data are included for electrical testing of completed cells
r	 ,
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since there were no speciticaions on cell performance. Deviations from
standard processing requested for engineering purposes are not included. The
yield data were collected from 22 lots and spanned approximately 500 solar
cells. Every process variation is included in the summary of yield data given
in Table 12.
TABLE 12. ST]MIARY Or YIELD. DATA
Process	 Yield
Wafer Cleaning	 98
Spin-On Process
	 95
POC1.3 Diffusion	 96
Ion Implantation
	 95
Junction Depth and Sheet
	 95 (Junction depth measure-
Resistance Test
	 ment is destructive)
Metallization and Photoresist
	 90 (Evaporated Ti/Ag only)
Contour Edging	 92
Overall Yield (Typical)	 67
These process yield figures are for a small (three hourly workers and one
foreman) experimental production line. Also, the yield loss in most cases was
due to breakage in handling since manual transfers -ca p. ee used throughout«
Cassette or air-track automated handling systems should increase these yield
figures.
C. SCREEN-PRINTED METALLIZATION.
1. Impurity Analysis of Commercial Thick-film Inks
Tour commercial silver--based inks were* purchased from two vendors* and
analyzed by spark source emission spectrography. The results of that analysis
are fi t,: hi in Table 13. The high phosphorus content in the 0I--6105 and A-3441
*Engelhard Industries, East Newark, N3.
Owens-Illinois, Inc., Toledo, OH.
OWENS ILLINOIS
FORMULATIONS
0I-6103 0I--6105
300-3000 50-500
15-150 30-300
3-30 10-100
1-10 3-30
500-5000 60-600
2000-20,000 1-10
ND** ND
600-6000 ND
ND ND
ND ND
ND ND
ND ND
50-500 100--1000
ND -
ND 0.6-6
ND --
S S
ND 1000-10,000
10--100 ND
3-30 ND
ND ND
ND ND
ENGELHARD
FORMULATIONS
A-3233 A--3441
20-200 10-100
100-1000 1000-10,000
10-100 10-100
1-10 50-500
100-1000 600-6000
S* S
1-10 30-300
S 1000, 10;O00
300-3000 100-1000
3--30 ND
3-30 30--300
300-3000 150-1500
30--3000 30--300
ND 10--100
ND 1--10
ND ND
S S
ND 600-6000
ND 10-100
ND 15-150
ND 3--30
ND ND
Element
Cu
Al
Fe
Mg
Si
Pb
Bg
B
Sb
Bi
Ti
2n
Na
Ni
Mn
Ga
Ag
P
Au
Pd
Ca
Cr
,^t?f
TABLE 13. EMTSSION SPECTROGRAPHIC ANALYSIS OF FOUR THICK-FILM
SILVER INKS (ppm by wt)
*S = element concentration is large.
**ND = not detected.
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inks arises because of the intentional addition of phosphated grit for a re-
duction of contact resistance in the case of n-type silicon surfaces, but the
high aluminum content in A-3441 is undesirable from this point of view.
2. Specific Contact Resistance
Dot patterns suitable for the determination of contact resistance were
screen-printed on 0.01 ohm cm, bulk n and p silicon, and fired at temperatures
ranging from 600 to 700°C. Firing was done in a belt furnace, with furnace
profile and belt-feed adjusted so that the wafers are at temperature for 10
minutes.
The specific contact resistivities determined by this method are listed
in fable 14. From these data, it appears that (except for A-3233) a firing
temperature of greater than 650°C is required to achieve a sufficiently low
contact resistance.
Physical (angle polish and stain) examinations were conducted to deter-
mine subsurface penetration of silver. No evidence of silver "spiking" was
found; however, tests on actual solar cell structures did reveal differences
in the amount of junction shunting for the different inks. These results are
described below.
3. Screen Printing of Solar Cell Test Patterns
Tests of the four Ag inks described above were conducted by printing the
solar cell pattern shown in Fig. 73 on wafers containing a typical junction
formed by the FOCl 3 process
This test pattern consists of one 2.1- by 2.1-cm cell, two 0.4-cm2 cells,
ten diodes, and structures A and B for measurement of the contact and sheet
resistance of the printed metallization.
Solar cell wafers were selected for screen printing from the experimental
production line; these wafers had junctions formed by 
FOCI  
gaseous diffusion
with sheet resistance of 40 to 50 ohm/square and junction depth of ru0.25 um.
After the wafers were cleaned, the four inks (Owens Illinois 01-6103, 01-6105,
Englehard A-3233,  and A-3441) were printed onto the junction side of the wafers.
The printing was done with an Aremco Accu-Coat Model 3100 screen printer and all
inks were printed through a 200-line/in. mesh with the pattern of Fig. 73
defined in the emulsion. The samples were fired in a belt furnace in air at
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TABLE 14. SPECIFIC CONTACT RESISTANCE, SCREEN-PRINTED
THICK FILMS
(100)-plane
1.1 x 1019/cc
0.01 ohm-cm
Ink	 (oh cm }	 (ohm-cm2) 
A-3441
	
10m at 700°C	 0.08	 0.12
	
650°C	 1.64	 1.08
	
600°C	 3.54	 1.57
A-3233
	10m at 700°C	 0.01	 0.11
	
650°C	 0.4	 0.15
	
600°C
	
0.76	 0.28
0I-6103
	10m at 700%	 1.21	 0.12
	
650°C
	
1.0	 0.38
	600°C	 1.95	 2.47
OI-6105
	10m at 700°C	 0.27
	
0.44
	
650°C
	
2.19
	 0.39
	600°C	 5.01	 7.20
temperatures ranging from 675 to 725 °C for 10 min at peak temperature. Only
the front side grid was screen--printed; the back contact was made after firing
by evaporated and sintered (500°C) aluminum. The individual devices of
Fig. 73 were then defined by mesa etching using wax as a mask. After etching,
the area of the large cell. is 4.4 cm2.
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Figure 73. Solar cell mask design including diagnostic cells.
From measurements of solar cell performance and the junction I-V charac-
teristics, the following observations were made concerning the properties of
the screen-printed inks:
(1) For all inks, firing temperatures of 700°C or greater caused excessive
metal penetration resulting in extensive shorting of the junction.
(2) The best results were obtained at a firing temperature of 675°C, with
01-6105 ink. This ink and firing temperature resulted in low contact
resistivity (0.05 to 0.08 ohm-cm 2 ) and little or no evidence of
shunting (see Fig. 74). The major limitation %-Tas in printing the
5-mil--wide line over a 2-cm length. The line obtained had a repeti-
tive "hour--glass" shape with some discontinuities in the "necked-
down" regions (Fig. 75). Line widths of 10 mil or greater printed
well and had a height of 1,20 um. The measured lateral resistivity
of these lines is 4 to 6 pohm--cm. The discontinuities in the 5-mil-
wide lines caused excessive series resistance in the 2- by 2-cm cells,
tell
Cu
All dimensions in mil.
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Figure 74. Junction I-V characteristic for solar cell printed with
01-6105 Ag ink and fired at 675°C.
4mil
Figure 75. Photomicrograph of 5-mil line printed with 01-6105
ink using 200--line/in. mesh.
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limiting the fill factor to 0.45 at one sun illumination. The small
cells (0.4 cm2) performed well, having a 7.8% efficiency (no AR coating)
with a fill factor of 0.77.
(3) At 675°C firing temperature, the three remaining ink samples had high
contact resistivities, ru0.2 ohm-cm , and all showed evidence of junction
shunting in the electrical 1-V measurements. The effect oL shunting
on the junction characteristics is illustrated in Fig. 76.
(4) The Englehard inks printed the best geometric 5-mil line width at a
thickness of ti13 pm.
(5) Spin-on AR coating could not be successfully applied to the screen-
printed samples. The metal scatters the liquid upon spinning, causing
a very nonuniform coating.
d
y
i
3
M
Figure 76. Junction I V characteristic for solar cell printed with
A-3441 Ag ink and fired at 675% illustrating shunting.
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D. PANEL DESIGN AND ASSEMBLY
1. Comparison of Class Panel Designs Evaluated During Phase 11
a. Introduction - RCA is convinced that a glass/cell/glass sandwich construc-
tion is required to achieve the JPL life and cost goals. During this period
we evaluated, by process analysis and experimental fabrication of panels,
several ways to achieve double--glass construction. Basically, there were
three classes of designs considered: adhesive bonding between cells, adhesive
bonding on cells, and safety glass lamination.
The receipt of the JPL proposed specification 5101-16 "Silicon Solar Cell
Module Design, Performance, and Acceptance Test Requirements" had a significant
impact on the panel design. The primary effect was due to the provision of a
two-edge rather than the previously assumed f uar-edge support substructure,
requiring the incorporation of an aluminum U-channel frame to resist the wind
loads. The safety glass lamination technique housed in an alumium frame appears
to meet all JPL specifications and is cost effective. A comparison matrix of
the various panel techniques evaluated during this phase is shown an Table 15.
Photographs of full-size panels containing dummy cells are shown in Figs. 77 and
78.
b. Adhesive Bonding Between Ce Us - This panel design used 165 3.6-in.-
diameter cells in an 11 by 15 array. The space between cells is used to hold
a matrix of epoxy dots with spacer discs to form a honeycomb-like structure.
To function effectively as a honeycomb structure the two cover sheets should
be of equal thickness. Under these conditions the shear stress on the epoxy
dots can be determined from the beam equations on the neutral axis. The shear
stress at 50--psf loading for two 1/8-in. sheets is 50 psi at the center and
100 psi at the outer edges. Assuming a 5% area coverage for the dots, we
have a 2000-psi bond stress. 'Typical epoxies can provide a bond strength
of 3000 psi.
There are several options available on the optical coupling method. The
two-surface front glass panel reflection can be reduced from approximately
8 to 3% by an etching process which selectively leaches material out of the
glass surface. The porous surface layer created has an effective index less
i
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TABLE 15.	 PERFORMANCE COMPARISON MATRIX FOR VARIOUS GLASS/CELL/GLASS
PANELS EVALUATED DURING PHASE II
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Figure 77. First 4- by 4-ft laminated panel with aluminum frame
having extensive breakage and bubbles.
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Figure 78. Second 4- by 4-ft laminated panel with aluminum frame
having limited breakage and one bubble.
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than solid glass. This porous layer, however, is susceptible to body oils
and other environmental impurities which tend to destroy the antireflection
(AR) character of the surface. With this etch-formed AR coating in mind, the
adhesive band between cells approach can be implemented optically through the
following options:
(1) AR/No AR/oil
(2) AR/AR/Air
(3) No AR/No AR/Air
The performance of the various choices is summarized on line 1 of Table 15.
In addition to the variation of optical coupling, the air film adds a thermal
resistance which causes an additional 2.9% power loss due to higher cell temper-
ature.
In light of the JPL specification for 10,000 wind load cycles this
panel was judged as very likely to fail at the bond dots. A 2- by 2-ft mechan-
ical panel model was constructed using this technique and is shown in Fig. 79.
The area required for epoxy dots decreases panel packing density particularly
when sheet-grown rectangular cells become available. Therefore, this tech-
nique would not have long-term applicability.
i
e S'
'i' M-i r4 4^t " 4-"-
ntfik ^tKyrm', w1'!	 '.,CS,
+far NMI
TT	 ^	
y	
M
iO­
^r-
„s 	 70 • photograph of mechanical panel model.
L&,
,^po r PA
135
e. Adhesive Bonding on Ce Us - The technique of putting epoxy dots on each cell
so that the dots spread over the cell by displacement was considered. This tech-
nique would leave air spaces between cells if the epoxy quantity and final gap
were closely controlled. The major advantage of this technique is that the bond
area could be increased 15 to 20 times, thus largely solving the laminate
fatique problem. However, there is nonuniform radial flow caused by finger
geometry and wettability variations. These effects always cause air bubble
entrapment, and as the bond thickness is decreased to its final value around
0.010 in., the percentage of voids in front of the cells can easily approach 50%.
The fabrication process for this technique would be the implacement of
multiple clots of premeasured epoxy on the glass sheet on the cell centers. Then
the glass sheet would be lowered on the cell array causing the radial outflow
of all dots simultaneously. The subassembly would be turned over, and the
same process would be repeated on the other side. A few preliminary tests
with this technique using single cells were performed. The resulting burble
patterns and their optical./thermal effects caused this technique to be %Lbandoned.
d. Safety Glass Lcmrination - This is the preferred panel technique, and all
results to date have been quite encouraging. The basic approach is to encapsu-
late the cells in the same polyvinyl butyral (PVB) resin that is used for
safety glass. The technology of laminating two sheets of untempered glass with
a 0.015-in. sheet of PVB is widely used for automotive and architectural appli-
cations. Current production rates of PVB are equivalent to more than 1000 mW/yr;
thus the midterm requirements for PVB would not have an impact on cost and supply.
The refractive index of PVB is 1.48 which is an excellent match to the
index of soda lime of 1.50. There are various grades of PVB with UV absorbing
compounds added to protect fabrics from yellowing. However, above 0.40 LTV
transmission tests indicate no detectable interface reflectance between PVB
and glass. In the PVB compounds without LTV absorbing materials there has
never been a report of TN yellowing. Since PVB has been in service for more
than 20 years, it appears that this material will definitely achieve the 3PL
life goals.
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The PVB is supplied as sheet stock at 0.015-in. thickness with a carefully
controlled moisture content that affects stretchability. To control the mois-
ture content the PVB must be stored at 50°F or below at all times in a pro-
tective bag. The blanking and layup room must be controlled at 65°F and 18 to
22% relative humidity. The assembly layup is from top to bottom:
(1) Glass sheet
(2) 0.015--in. PVB sheet
(3) Interconnected cell array
(4) 0.015--in. PVB sheet
(5) Glass sheet
{	 Then the assembly is placed in a rubber bag and the bag is placed in an
autoclave (pressure/temperature chamber). Then the bag is evacuated to with-
!
draw most of the air from the interface region. The temperature is then increased
to a maximum of 140°C and the autoclave pressurized to 50 to 100 psig to cause
the PVB to flow intimately around all the cells and interconnects (Fig. 80).
The hydrostatic pressure in the PVB (which is equal to the autoclave pressure)
causes all the tiny air bubbles to dissolve in the bulk of the PVB. Thus when
the process is properly adjusted, a void-free, optically perfect interface is
created.
GLASS .	 .i .	 .	 . ` ire
PVB TrTT-Z^T T ^S .030
i
CELL .015
PVB .030
GLASS	 •. ^ •. ^ `,_s`.	 ^ '.	 118
Figure 80. Solar panel configuration.
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A 6- by 6--in. laminate with four active series-connected solar cells was
fabricated. Over the cell area there were no bubbles, but several small ones
were visible between cells. A dark I-V curve was taken before and after lami-
nating with no change. Then the lamination was cycled through 50 cycles from
-45 to 95°C with no change in the dark I-V curve. The laminating industry
states that any visible bubble will grow through peeling caused by temperature-
induced pressure changes within the bubble. This tact was seen to occur with
the four-cell laminate where most bubbles approximately doubled in diameter.
Thus, it is important that any laminate be entirely bubble-free.
A cross-sectional view of the solar panel frame is shown in Fig. 81. The
two frame sections will be a custom--designed aluminum extrusion. Two rubber
gaskets are used to cushion the glass against differential thermal expansion
and wind-load damping. A foil seal is used on the vertical edge of the laminate
to prevent liquid water from contacting the PVB, which swells upon contact with
water. Figures 82 and 83 show the details for on-site mounting and panel elec-
trical interconnects.
GASKET	 CELLS/LAMINATES	 rGLASS
Ij'. 1\ . N . \ \	 _ \ \ \ \_ \ \ ik \ \ S-.e\ \. ♦ \. I . V
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Figure 81. Solar panel framing.
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Figure 82. Front /rear mounting.
Panel interconnect detail.
At the end of this phase two full--size panels containing interconnected
dummy cells were laminated and assembled into frames. The first laminating
procedure used too much pressure and broke around every cell and had numerous
internal air bubbles (Fig. 77). The second panel laminated has only one air
bubble (1 mm) and initially two short cracks. Several additional cracks were
caused in handling for assembly into the frame (Fig. 78).
2. Cell Matching Analysis
This analysis is being conducted to determine whether any cell measuring
and sorting strategy can increase assembled panel generation capability compared
with random cell selection for the panel. It is expected that 100% acceptance
testing of cells will be required to avoid the possible use of inactive cells.
This effort is directed to the issue of whether there should be sorting of good
cells into performance categories.
It is still not possible to characterize the product distribution of a
low-cost solar cell production line. This study is based on certain simplifying
assumptions concerning cell property variability produced by such a line. There-
fore, the results of this study should not be regarded as definitive. The com-
puter models and techniques used in this study can be used for more exacting
studies as product variability becomes better defined.
a. Assumptions -- It is assumed that the only cell test to be performed will be
a measurement of a test current (I
test ) at AM-1 flux and at a preselected test
voltage (V test ). The selected test voltage is in the middle of the range of
voltages where Pmax will occur; typically this is 460 mV. Since the AM-1 flux
is known, then this test actually measures efficiency (^n test ) at Vtest'
In order to compute the panel output power with various cell combinations,
a closed form function describing the cell I-V characteristic is required.
Basically, there is a choice between two different expressions. The simplest
function uses one exponential term to represent junction current Leakage while
the more complicated function uses two exponential terms The on,-term function
requires knowledge of short-circuit current (I
sc ), open--circuit voltage (V oc ),
and one point near the Fmax point, i.e., (hest) at (V test ) to solve for the
constants (A, Io) that will pass the characteristic equation through all three
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points. In contrast, the two-term 1 V characteristic requires one additional
point (Z, V) to find three constants (A, I 01 , 02I ) that will pass the charac-
terisic curve through all four points. In order to use the one-term charac-
teristic, the following assumptions have been made.
(1) All usable cells have the same open-circuit voltage, Voc.
(2) The ratio of short-circuit current 
Isc to test current (I test )
is the same for all cells at a value of Iratio*
Some assumptions must also be made about the distribution of cells pro-
duced. The most logical assumption is that the measured test efficiencies
test fit a normal (Gaussian) probability distribution; that is, that the
probability of a cell having a given efficiency fits the curve in Fig. 84.
PROBABILITY POtest)
-30. 	 2	 1	 l	 2	 +3cr
9min	 170vg	 77max
'7test
Figure 84. Gaussian probability distribution of test
efficiency of cells.
The requirement of this curve is that the integral under a normalized
curve over all values of X is equal to 1. This simply states that all cells
measured have a measurable test efficiency. It is assumed that all cells
between +3 a (standard deviations) will be accepted for panel fabrication,
which would consume 99.8% of all cell. production. The final results will
show that even if this "window" were narrowed, the conclusions would be un-
affected.
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it is assumed that all test efficiencies falling in arbitrarily defined
ranges of test efficiencies will be separated into different bins. Thus any
cell falling within the efficiency range defined by region 1 in Fig. 84 would
be put in box T and so forth. For the purpose of this analysis, it is assumed
that all cells in box Z can be represented by the efficiency at the middle of
the range z and so forth. For the purpose of this analysis, it is assumed de-
viations defining the various ranges have been picked; the analytical relation-
ship of the Gaussian distribution can be used to find the cell populations of
each box.
Y
b. AnaZyti=4 Model - The basic analytical relationship used in this circuit
model is the well-known single exponential relationship between cell voltage
and current. The key circuit relationships data processing steps used will
be described in the logical sequence used in the model. For the particular
case analyzed, the test efficiency points were:
n	 = 18%	 +3 a
navg = 15%	 mean
nmin = 12%	 -3 a
Five sort regions were chosen with the average efficiency in each bin
being:
-n[l] = 12.62%
q[2] = 13.87%
n[31 = 15.0%
<41 = 16.12%
n[5] = 17.38%
Voc = 0.545 open-circuit voltage
lratio - 0.75 ratio of short--circuit to test current.
The value of 
zratio used is representative of terrestrial cells in use
today. Further investigations can accommodate value in the range of 0.15 to
0.85, probably due to variations in series resistance.
AM-1 = 0.057 w/o. 2 {AM-1 flux}	 (27)
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The characteristic V expression referred to earlier is
X/AV
IL
 = Isc Io (e	 L -1) = IL (VL )	 (28)
where A = e/kT - 38.647, a known constant. For reference, the I-V charac-
teristics for the five regions are shown in gig. 85. By placing the points
(hest' Vtest ), (p ' Voc) aloe& with Isc _  test /Iratio in Eq. (28), two simul-
taneous equations are generated that define the A and 1  for the particular
cell's characteristic curve.
"0	 too	 200	 Soo	 400	 500	 800
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Figure 85. I V characteristics of five sort regions.
A and 10 are found by a Newton-Rapheson technique. In this manner, the
constants for all cell bins are found A[3], Io [J] for J = I to 5.
The fraction «f production_ (Frac) that falls in equal regions found by
numerical fit to the Gaussian distribution is
Fracil] = 0.047
Frac[2] = 0.264
Frac. [3] = 0.378
Frac[4] = 0.264
Frac [31 = 0.047
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The calculation which must be made is to compare the maximum performance
of a circuit with the distribution of cells shown above, all operating at maxi.--
mum efficiency with the same circuit operating at the design terminal voltage
and each cell at the same current.
(1) Operation at Maximum Circuit Efficiency - The power produced by a
PL
 is given by
PL = V  IL (VL)	 (29)
where IL (VL) is given by Eq. (28). To find the maximum power, the derivative
d(PL) of Eq. (29) can be found readily in closed form. Then by using the
1,
Newton Rapheson method, the value of voltage p
max
[J] in Eq. (29), the values of
P 
max 
[J] per cm  of cell for all regions can be found. Each of the values of
power must be multiplied by the appropriate area Frac[J] to get the actual
power. Therefore, the maximum total produced is given by
J-5
Pms - 2] Frac[J] P 
max 
[J]	 (30)
J=l
In other words, Pmi is the maximum power that could be produced if the
cells were sorted and assembled into five.different panel types.
(2) ,String operation -- Ilien power is produced by a string of cells, they
must all have the same current density. However, the power to the panel is
contributed in proportion to the areas Frac[J]. Thus, the expression for the
string power as a function of current LL is given by
Pstring (IL) -	 Fxac [J] PL (IL)	 (31)
Here the power as a function of current IL is needed which can be found
by solving Eq. (28) for VL UL), and, therefore, PL (SL) IL * V  (TL). Here
again the derivative of string power with respect to current d(Pstring)/d(IL)
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can be found in closed form. Then the value of IL for maximum string power
is found, Ip. . In this manner, the maximum string power found is
Pms - vstring (Ipms )	(32)
Thus, the value of Pms corresponds to the panel power produced if the
panel were composed of the appropriate fractions of production Frac[JI for the
normal distribution. That is, Pms represents the typical panel with no sorting.
(3) Results - The result of all these calculations is that
Pmi = 16.4 mW/cm2 - independent optimized operation
P = 15.9 mW/cm2 - string optimized operation
ms
Thus there is only a 2.95% gain in the power produced due to the sorting
and selective assembly postulated in this analysis. For 100% test of wafers
in an automated facility, we have shown that the test cost is $0.012/W.
If the installed power supply costs $1/W, this ti3% increase in output power
saves 1.8¢/W, and, therefore, the implementation of this procedure is cost-
effective. It is recognized that many assumptions had to be made to conduct
this analysis. It is possible that other distributions of cells or a dis-
tribution of different cell characteristics could change the conclusions some-
what. It will probably not be worthwhile to pursue this issue further until
the low--cost parameters are more completely characterized.
E. CONCLUSIONS - EXPERIMENTAL PRODUCTION STUDY
The work reported here represents a 6-month experimental production study
of the elements of low-cost manufacturing sequences previously identified. In
starting any production line, a "learning-curve" process is inevitably experi-
enced, so that the conclusions drawn are to be considered preliminary, and should
be weighted accordingly.
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1. Solar Cell Experimental Production Study
The major process variable studied, that of junction formation, included
POC13 gaseous diffusion, spin-on source (P) diffusion, and ion implantation
(P and As). The major conclusions concerning these are:
POC13
 gaseous diffusion resulted in the best cell performance.
Spin--on phosphorus sources resulted in reasonably good junctions
and cell performance. Reproducibility, stability of the source,'and
uniformity all need further verification.
• The ion-implanted junction-formation process for both arsenic and
phosphorus generally resulted in poor cell performance. The short--
circuit currents obtained from calls made by ion implantation were
lowest of the three junctions processes and exhibited the largest in-'Iot
and lot-to-lot variations. Generally poorer junction quality and low
values of lifetime characterized this process.
a Individual process step yields exceeded 90% even though manual
handling was used. Wafer breakage was the major factor in yield loss.
* High temperature processing (>900°C) resulted in lower short-circuit
current.
• Little correlation was noted between measured junction sheet resistance
and cell performance in that wide variations of sheet resistance did
not result in similar variations in electrical cell parameters.
2. Screen-Printed Thick-Film Metallization
a Of the four commercial inks studied, the Owens-Illinois 6105 phosphated
ink exhibited the best electrical characteristics.
• Inks which do not contain phosphates were found to yield unacceptably
high values of contact resistance and generally resulted in shunted
junctions.
n A firing temperature of 675°C was found adequate to obtain a contact
resistivity of ti0.05 to 0.08 ohm-cm .to n junction layers having 30-
to 50-ohm/square sheet resistance and junction depth of 0.25 um.
r Screen meshes of 200 lines/in. and emulsion thickness of 1 mil_ were
found to result in poor dimensional control in the printing of
5 mil--wide lines.
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3The thickness of the fired lines ranged from 15 to 20 pm and had sheet
resistivity of 4 to 6 pohm-cm. These values were found adequate for 	 i
the front grid of solar cells.
3. Panel Assembly
A preferred panel design and assembly technique has been determined. This
design incorporates features directed towards satisfying JPL specifications on
electrical performance and acceptance test requirements. The panel is a double-
glass laminate structure, 4 by 4 ft in size, containing 11 x 15 array of 3.6-in,.-
diameter cells. The construction makes use of a well-established safety glass
lamination technique by laminating two 1/8-in.-thick sheets of untempered glass
with two 0.015-in.-thick sheets of polyvinyl butyral (PVB) which encapulate
the cells and bond the glass. Some preliminary conclusions derived from
initial tests of this lamin g-: ing procedure are:
a It is important that the laminate be entirely bubble-free since even
small bubbles will eventually cause delamination during thermal cycling.
a Small, 6- by 6-in. panels were successfully constructed containing
active cells. No change in cell characteristics was noted after 50
cycles of -45 to +95°C thermal testing.
a The lamination procedures required for full-size (4 by 4 ft) panels
have not been determined. In initial tests, lamination of 4- by 4-ft
panels resulted in cracking of the glass.
F. RECOMMENDATIONS
In order to more fully verify those process steps which are currently
acceptable and to develop and bring to a state of readiness the processes
needed for a complete cost-effective manufacturing sequence, the fo11c*Aring
recommendations are made:
(1) Economic analysis and experimental production data are required
on silicon wafers having saw/etched surfaces.
(2) The details of the limits on input/output requirements of the POU
gaseous diffusion junction-formation technique In conjunction with
the requirements for screen-printed contacts should be determined
by experimental production of a sufficient quantity of cells.
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(3) ladle spin-on source dopants seem econonically viable, further
work is required on the relationship of the liquid source
composition to its stability and the resultant junction pro-
perties. Specifically, water—based dopant sources should be
evaluated.
(4) The ion implantation and thermal activation and anneal process
require a thorough evaluation to determine the processing steps
necessary to achieve higher efficiencies in cells fabricated by
this method.
(5) A complete procedure for front—grid and back surface screen—
printed metallization requires development. Specific attention
should be directed toward compatibility of the metallization
with interconnect technology (solderability), back surface ohmic
contacting, wafer breakage, and development of performance and
cost—effective inks.
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APPENDIX A
A. COST ANALYSIS PROCEDMIE
For purposes of cost analysis, the manufacture of solar array modules has
been represented by a series of technological process. (See Appendix E for
definition of terms.) Each technological process must be described in terms
of the following:
(1) Incoming material requirements.
(2) Value added -- material, labor, overhead.
(3) Equipment requirements as a function of production levels.
(4) Process yield - ratio of output units to input units. (Note that
this is a measure of physical flaw, not product quality.)
After these parameters have been provided, alternative manufacturing
processes can be defined in terms of a subset of these technological processes.
For a specified level of output (measured in megawatts), cost data will be
provided for each technological process and the total manufacturing process.
The following problems arise even in this simple cost model:
(1) The electrical characteristics of the output of two alternative
technological processes may differ.
(2) The quality of two alternative processes may differ.
(3) Synergistic effects of combining various processes may
need consideration.
In the initial model implementation, the material input to any technolog-
ical process i will be M  units. If y  is the process yield and r  is the
number of input units constituting one output unit (e.g., 7.35 g per wafer),
then the output M  of this process will be (Mi/ri)y i . The number of input units
scrapped in the process will be Mi-M'r i = Mi(1-yi}.
Figure A-1 depicts a technological process used in the manufacture of solar
array modules. M  'ncoming units valued at $Xi per unit are processed. Direct
material, direct labor, and overhead increase the value of each unit to $Xi'.
Mi ' units leave the process and enter the next step; the remaining input units
are scrapped, with the salvage value being used to reduce process overhead.
The average output unit cost X i ' is determined from process cost information.
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Figure A-1. Technological process representation.
It is important to note that the number of units entering a process nor-
mally will be greater than the number leaving the process. Hence, the capacity
i
requirements of various processes may differ. This simple model assumes that
flow is from one process to the next; no feedback of units to an earlier stage
is currently permitted. Therefore, for a given megawatt requirement, the proc-
essing requirements of each technological process can be determined and then
the cost of processing a unit computed.
Once a description of each technological process has been made, the user
i
!	
of the model must specify the output requirements (megawatts), the technologi-
c	 cal processes to be used, and the electrical characteristics of the final solar
t
cells (electrical characteristics will be dependent upon the processes used).
The model will then compute the cost of output requirements and provide detailed
cost estimates on a process basis. Alternative strategies can be explored.
t	 Also sensitivity of cost to various parameters can be studied by varying the
#	 individual parameters.
Once a small number of feasible alternatives have been selected, a detailed
financial analysis could be made of each alternative. This analysis could use
a simulation approach in order to incorporate uncertainty rather than the de-
terministic approach utilized in the initial screening process in order to es-
timate the risk involved in each alternative scheme.
This model facilitates the analysis of alternative manufacturing approaches.
It is only a first approximation, however, whose primary purpose is to systematize
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the financial analysis and permit comparisons with current state-of-the-art
cost estimates. This initial model will need enhancements to incorporate some
os all of the following items:
(1) Multi-year analysis capability utilizing discounted cash flow
techniques.
(2) Distribution of electrical characteristics to represent the "quality"
of individual processes. This would be based upon the performance
approach described in Quarterly Report No. 1 [A-11.
(3) Synergistic effects of combining certain processes.
The selection of those features to be implemented will depend upon the
number of different process combinations to be analyzed and the accuracy to
which process parameters can be estimated.
The cost estimates provided by the model include:
(1) Processing cost, expressed in $/W
(2) Floor area requirements for manufacturing area
(3) Direct and indirect labor personnel required
(4) Material and direct expense summary
In order to estimate selling price, wafer cost, factory investment, in-
terest and depreciation on this investment, and salaries of support personnel
must be determined. (Support personnel includes administration, warehouse per-
sonnel, finance, quality control, etc.)
That is,
Wafer cost, $/W
+ Processing cost, $/W
+ Heating, cooling, lighting, $/W
+ Insurance, $/W
+ Factory interest & depreciation, $/W
+ Administrative & support salaries, $/W
+ Profit, $/W
= Selling price, $/W
A-1. B. F. Williams, Automated Array Assembly, Quarterly Report No. 1,
ERDA/JPh--954352/1, prepared under Contract No. 954352 for Jet Pro-
pulsions Laboratory, March 1976.
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APPENDIX B - GLOSSARY OF TERMS
A. GENERAL INPUT PARAMETERS
1. Growth profile - not used currently
2. Shift premium - 2nd or 3rd shift bonus rate
3. Depreciation method,: SL = straightline; SYD = sum-of-the-year-digits
4. Interest rate on debt - interest rate on borrowed funds
5. Debt ratio - % of fixed assets financed by debt
6. Sheet - 7.8-cm (3.07)-diameter wafer
7. Solar cell - a "sheet" after electrical test
8. Array module - a 14.6 ft  panel containing 224 solar cells
9. Purchased silicon cost; VW - not used currently
B. GENERAL INPUTS: INVESTMENT TYPE DEFINITIONS
1. Name - investment name
2. Type - process or factory
3. Availability - % of time investment is available for use. Remainder of
time consists of preventive maintenance, unscheduled maintenance, or
idle time due to lack of availability of related investments
4. Cost - first cost + delivery charges + taxes + installation costs
5. Boole life - estimated life for depreciation purposes
6. Area - area, in ft 2 , occupied by investment and associated operators
C. GENERAL INPUTS: LABOR TYPE DEFINITIONS
1. Labor name - labor category
2. Labor type - direct: Labor which varies directly with the level of
production; indirect: labor which is constant over a range of production
3. Wage rate = $/hr base pay
4. GP# - not used
S. Fringe benefits - cost of employee fringe benefits expressed as a % of
wage rate
6. Efficiency - ratio of labor required to actual. labor (allows for rest
periods, lunch periods, absences, etc.)
i
l
.j
D. GENERAL INPUTS: EXPENSE TYPE DEFINITIONS
1. Expense name - material or direct expense name
2. Type - material: items which become an integral part of solar cell or
array module; direct expense: items consumed in cell or array manufac-
ture which do not become an integral part of assembly
3. Cost - (a) cost of item, in $/cm 3 , $/gram, $/kwh (process expenses will
be expressed in units specified); (b) "specified in $" if process ex-
pense will be expressed in $
4. Salvage value - not used currently
E. PROCESS PARAMETERS
1. Process - group of operations.associated with a specific technology step
2. Subprocess -- a group of operations shared by one or more processes
3. Input unit, output unit - "sheet," "solar cell," or "array module"
4. Transport In, Transport Out - method of transferring units into
and out of the process area
5. Process yield ("YIELD") -- ratio of output units to input units. This
is a measure of physical, flow, not process quality
b. Input unit salvage value. ("SALVAGE VALUE") - estimated recovery value
of a scrapped input unit. At this moment, all values are zero
7. Production area floor space requirements -- estimate of floor area
needed, excluding area occupied by investments. "Floor space" is
calculated using the "AREA (SQ.FT.)" value associated with the largest
"INPUT UNITS" volume less than or equal to current production volume.
The area associated with investments is added to this base area amount
to determine the "estimated floor area" of the process
8. Description - brief process description
9. Assumptions - list of assumptions made in preparing cost estimate
10. Procedure - description of process major steps
11. Investments - (a) name: investment name, defined in B above;
(b) maximum throughput units: throughput of investment (sheets/h,
solar cell/h, or array module/h. Effective rate = maximum throughput
x availability. (If both sides of an input wafer are to be processed
separately, either adjust the throughput rate or adjust the "fraction
of input units processes" parameter.) (c) % input units processed:
used to adjust input volume for rework and for processing both sides of
a wafer separately. It may also be used for "rework only" investments
to specify fraction of input units requiring rework. NOTE: If two
or more different investments are part of a set, the effective through-
put rates must be the same.
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12. Labor - (a) name: defined in C above; (b) labor requirements base:
(1) investment name or (2) "fixed" - # ,persons/shift fixed (3) "DL" -
base is # of direct labor persons; (4) "TL" - base is # f  labor persons
associated with process (c) # of persons/shift/base unit - ratio of per-
sons of specified labor type to # units of specified base or (d) through-
put/h/Person - # of input units per hour handled by specified labor type
input units processed - % of input units for which this type of
labor is required. If an input unit is processed more than once (both
sides and/or rework), this factor may be greater than 100%. If only
reworked units or units passing some internal test are processed, this
factor may be less than 100%.
# operators/shift
	
# input units/yr x % input units processed/100
throughput/h x # hours/year x eff':iency
13. Supplies/expenses - (a) name - see D above; (b) annual fixed part -
fixed part of expense (multiplied by # labor persons or investment units
for labor or investment bases). Must be specified in same units as
espense name. (c) variable part - units - variable part of expense;
(d) base - (1) per input unit, % input units processed (2) per
available investment/hr of specified investment
$ Cost = (Annual fixed part + variable part x base units) x
($/unit)
F. COST ANALYSIS: PROCESS AND OTHER COST ESTIMATES
1. Material - material cost, $/W
2. D.L. - direct labor cost, including fringe benefits, $/W
3. EXP. - direct expense cost, $/W
4. P.OH. - process overhead cost, $/W (indirect labor cost)
5. INT. - interest cost, $/W
6. DEPR. - depreciation cost, $/W
7. TOTALS - total of items 1-6, above
8. INVEST - investment required, $/W
G. COST ANALYSIS: MANUFACTURING SEQUENCE NAME
1. Material, etc. - as in F above
2. SALVG. -- estimated recovery value of scrap, $/W
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